

ZWDK0001



PCI9054 FPGA development board technical information and data acquisition card circuit diagram source PCB project

• OVERVIEW

PCI development board is to meet FPGA users to learn and master this technology, and learn to use FPGA to achieve PCI interface communication and design development board, it contains a wealth of resources, it can be a variety of basic experiments and extended experiments on this platform. This manual is intended to users about major resource FPGA development board, develop routines and development methods, allowing users step by step to master FPGA system design.

Hardware Resources

Development board includes the following resources:

- (1) FPGA, type: EP1C12Q240;
- (2) PCI, Model: PCI9054;
- (3) LED, four;
- (4) DIP switch, two;
- (5) digital control, four were male;
- (6) include the following interfaces:
 - a) 5V DC power supply;
 - b) LVDS output interface, 12 road;
 - c) LVDS input interface, 12 road;
 - d) GPIO interfaces, 47 road;
 - e) JTAG debug interface;
 - f) AS programming interface.

System power supply

The system supports two power supply: external DC 5V power supply, PCI power supply.


System Clock

- (1) FPGA clock: 40MHz;
- (2) User clock: Optional.


Test routine

- (1) LED control experiment;
- (2) Marquee experiment;
- (3) Digital tube experiment;
- (4) PCI reading test;
- (5) PCI written test: PCI control LED, PCI control digital pipe;

External Interface



DB40 Interface: 37-way GPIO, 5V, 3.3V and ground.



SPECIFICATIONS

Photographed send mail. Are sent by mail, you can leave the mailbox photographed. Sell only data that does not contain PCB board.

This development board to sell all technical information, product-level design, materials include four-layer board PCB diagram, PC VC ++ source code, FPGA source code, PCI firmware, Protel circuit schematics and PCB plans, related documents and so on.

About:

High speed data acquisition board, It comes with: FPGA Verilog source code, Windows VC ++ source code and design documents

PCI interface circuit board with gold cheat

Interface: PCI9054C-PQFP176

FPGA Chip: CYCLONE EP1C6Q240C8N

Configuration EEPROM: 93LC66B

Expand SDRAM: HY57V561620

FPGA Configuration Program Chip: EPCS1

Clock Chip: 50M

3.3V Power chip: tps78633

1.5V Power chip: LT1963-1.5

2.5V Power chip: LT1963-2.5

Power monitoring chip: MAX6306

- **The overall design strategy**

- 1.1 Design strategy:**

- Use PLX The company's PCI9054 Chip PC Machine and PCI Data exchange between the cards, the use of FPGA Control PCI Interfaces and LVDS Data transfer between the interface, the use of FPGA Internal storage resources to achieve FIFO Data buffer between the two interfaces.

- 2.1 PCI Interface components:

- PCI Interface Partially achieved PCI Card and PC Machine data transfer.

- The program used PLX The company 9000 Family pci9054 Chip PCI Connection between bus and local bus, pci9054 Is a use of more pci Master chip, can become pci Master controller on the bus initiate data transfer, support PCI 2.2 Protocol specification, with two independent pci Between bus and local bus DMA Channel, Serial EEPROM Interfaces, as well as three local address space, and so on, the local bus operating clock frequency range 0-50MHZ.

- The program 9054 Working in mode C Plug and play and JTAG Boundary scan test, using finger inserted in the way PC Machine PCISlot, use 5V PCISlot Power, PCI End of work 33MHZ Working frequency, 32bit Data width, the peak data transfer rate of 132MB / S Sustained transfer speed from PC Machine hardware (memory, hard drives, motherboards) performance and software (operating systems, device drivers) performance jointly decided. The program, the use of Windows 2000 And Windows XP Operating System (determined by the driver environment).

- Typical PCI Timing in the following figure:

- A transfer from the PCI Master decided by a read or write operation C / BE Decision decoded address signal segment.

- Twenty two Local interface section:

- Partially achieved local interface 9054 Versus PCI Local bus data transfer card.

Pci9054 Work of the local side have initiator, target and DMA Three ways. Among them, DMA Way is to use 9054 Inside DMA Controller to control PCI End and the local end of the data transfer, in three ways in the most efficient, fastest, so this scheme uses DMA Mode for data transmission. Pci9054 The local operating clock frequency 50MHZ, Sticky and logical use FPGA To achieve, by FPGA Control pci9054 Timing local part of the work, the use of 9054 Inside DMA Controller to complete DMA Transmission, data transmission is burst The way. PC via software settings 9054 The register set 9054 After working mode and parameters, to submit data transfer tasks, PCI Bus and local Control of the bus is 9054 Inside DMA The controller takes over, DMA The controller starts data transmission transfer, directly in the board storage space and PC Read and write operations between the machine's memory, the transmission process does not require PC software and PC Machine CPU Participation, which greatly improves the efficiency and speed of data transmission.

Typical DMA How does the local bus read timing as shown below:

- **FPGA Logical parts:**

FPGA The logical part of the data buffer interface control and interface.

FPGA Internal logic is divided into three parts, namely:

- pci9054 Local interface part, responsible for pci9054 Timing control of the local interface.
- Use FPGA Embedded RAM Block realized FIFO Buffer section.
- LVDS Interface section, external interface LVDS Level.

Twenty four The results

Using two PC Each insert a machine PC Card approach to the way the test data to each other PC Card performance transmission speed and transmission stability. The results show that, when the drive 1-2 Meters long 25 When the core cable, the card can transfer data at a steady rate (According to our own needs, in LVDS Drive within range), Under the correct operating conditions, there have been no error phenomenon test. 9054 The local bus load, the highest rate reached 125MB / s.

Chip on the board are:

3.3V Power chip: tps78633

1.5V Power chip: LT1963-1.5

2.5V Power chip: LT1963-2.5

Power monitoring chip: MAX6306

PCI Interface chip: PLX9054

FPGA Chip: CYCLONE EP1C6

Configuration EEPROM: 93LC66B

Expand SDRAM: HY57V561620

FPGA Configuration Program Chip: EPCS1

50M Clock Chip

Other parts of Five keys 8 Light-emitting diodes, JTAG and AS Download the socket, FPGA Debugging socket, 3.3V Power indicator, 1.5V Power indicator, 2.5V Power indicator, parallel port 25 Needle DB25 Socket (for to-board transmission LVDS Signal).