

STS01DTP06

PRELIMINARY DATA

DUAL NPN-PNP COMPLEMENTARY BIPOLAR TRANSISTOR

Table 1: General Features

Г :		Package	
FIGUIE		Parkano	
IIYUIC	,	I achage	

V _{CE(sat)} h _{FE}		l _c
0.35 V	> 100	1A

- n HIGH GAIN
- n LOW V_{CE(sat)}
- n SIMPLIFIED CIRCUIT DESIGN
- n REDUCED COMPONENT COUNT

APPLICATION

- PUSH-PULL OR TOTEM-POLE CONFIGURATION
- n MOSFET AND IGBT GATE DRIVING
- n MOTOR, RELAY AND SOLENOID DRIVING

DESCRIPTION

The STS01DTP06 is a Hybrid dual NPN-PNP complementary power bipolar transistor manufactured by using the latest low voltage planar technology. The STS01DTP06 is housed in dual island SO-8 package with separated terminals for higher assembly flexibility, specifically recommended to be used in Push-Pull or Totem Pole configuration as post IGBTs and MOSFETs driver.




Figure 2: Internal Schematic Diagram




Table 2: Order Codes

Part Number	Marking	Package	Packaging
STS01DTP06T4	S01DTP06	SO-8	Tape & Reel

Symbol	Parameter	NPN	PNP	Unit
V _{CBO}	Collector-Base Voltage (I _E = 0)	60	-60	V
V _{CEO}	Collector-Emitter Voltage (I _B = 0)	30	-30	V
V_{EBO}	Emitter-Base Voltage (I _C = 0)	5	-5	V
Ι _C	Collector Current	3	-3	Α
I _{CM}	Collector Peak Current (t _p < 5ms)	6	-6	Α
۱ _B	Base Current	1	-1	Α
I _{BM}	Base Peak Current (t _p < 1ms)	2	-2	Α
P _{tot}	Total Dissipation at T_{C} = 25 °C single	2		W
P _{tot}	Total Dissipation at T_{C} = 25 °C couple	1	.6	W
T _{stg}	Storage Temperature	-65 te	-65 to 150	
ТJ	Max. Operating Junction Temperature	1	50	°C

Table 3: Absolute Maximum Ratings

For PNP type voltage and current values are negative.

Table 4: Thermal Data

Symbol	Parameter			Unit
R _{thj-amb} ⁽¹⁾	Thermal Resistance Junction-ambient	Max	62.5	°C/W
anj anto	(Single Operation)			
R _{thj-amb} ⁽¹⁾	Thermal Resistance Junction-ambient	Max	78	°C/W
anj anto	(Dual Operation)			

(1) When mounted on 1 inch square pad of $\ 2$ oz. copper, t ${\leq}10$ sec

Table 5: Q1-NPN Transistor Electrical Characteristics ($T_{case} = 25 \text{ }^{o}C$ unless otherwise specified)

			(Cube		1		-
Symbol	Parameter	Tes	t Conditions	Min.	Тур.	Max.	Unit
I _{CBO}	Collector Cut-off Current	V _{CB} = 60 V				0.1	μA
	(I _E = 0)						
I _{CEO}	Collector Cut-off Current	V _{CE} = 30 V				1	μA
	(I _B = 0)						
I _{EBO}	Emitter Cut-off Current	V _{EB} = 5 V				1	μA
	$(I_{\rm C} = 0)$						
V _{(BR)CEO} *	Collector-Emitter Breakdown Voltage	I _C = 10 mA		30			V
	(I _B = 0)						
V _{CE(sat)} *	Collector-Emitter	I _C = 1 A	I _B = 10 mA		0.35	1	V
	Saturation Voltage	I _C = 2 A	I _B = 100 mA			0.7	V
V _{BE(sat)} *	Base-Emitter	I _C = 1 A	I _B = 10 mA		0.85	1.1	V
()	Saturation Voltage						
h _{FE} *	DC Current Gain	I _C = 1 A	V _{CE} = 2 V	100			
		I _C = 3 A	V _{CE} = 2 V	30			

* Pulsed: Pulsed duration = 300 $\mu s,$ duty cycle \leq 1.5 %.

Symbol	Parameter	Test	Conditions	Min.	Тур.	Max.	Unit
I _{CBO}	Collector Cut-off Current	V _{CB} = -60 V				-0.1	μA
	(I _E = 0)						
I _{CEO}	Collector Cut-off Current	V _{CE} = -30 V				-1	μA
	(I _B = 0)						
I _{EBO}	Emitter Cut-off Current	V _{EB} = -5 V				-1	μA
	$(I_{\rm C} = 0)$						
V _{(BR)CEO} *	Collector-Emitter Breakdown Voltage	I _C = -10 mA		-30			V
	(I _B = 0)						
V _{CE(sat)} *	Collector-Emitter	I _C = -1 A	I _B = -10 mA		-0.35	-1	V
- ()	Saturation Voltage	I _C = -2 A	I _B = -100 mA			-0.7	V
V _{BE(sat)} *	Base-Emitter	I _C = -1 A	I _B = -10 mA		-0.85	-1.1	V
()	Saturation Voltage						
h _{FE} *	DC Current Gain	I _C = -1 A	V _{CE} = -2 V	100			
		I _C = -3 A	V _{CE} = -2 V	30			

Table 6: Q2-PNP Transistor Electrical Characteristics (T_{case} = 25 ^oC unless otherwise specified)

* Pulsed: Pulsed duration = 300 μ s, duty cycle \leq 1.5 %.

Figure 3: Reverse Biased Area Q1 NPN Transistor





Figure 4: DC Current Gain Q1 NPN Transistor






Figure 5: DC Current Gain Q1 NPN Transistor







Figure 7: DC Current Gain Q2 PNP Transistor








Figure 9: Reverse Biased Area Q2 PNP Transistor






Figure 10: DC Current Gain Q2 PNP Transistor



Á7/

Figure 11: Collector-Emitter Saturation Voltage Q2 PNP Transistor









Figure 13: Typical Application




STS01DTP06

Table 7: Revision History

Version	Release Date	Change Designator
22-Apr-2005	1	First Release.

DIM.	mm.					
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.
А			1.75			0.068
a1	0.1		0.25	0.003		0.009
a2			1.65			0.064
a3	0.65		0.85	0.025		0.033
b	0.35		0.48	0.013		0.018
b1	0.19		0.25	0.007		0.010
С	0.25		0.5	0.010		0.019
c1			45 ((typ.)		•
D	4.8		5.0	0.188		0.196
Е	5.8		6.2	0.228		0.244
е		1.27			0.050	
e3		3.81			0.150	
F	3.8		4.0	0.14		0.157
L	0.4		1.27	0.015		0.050
М			0.6			0.023
S		•		nax.)		





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

All other names are the property of their respective owners

© 2005 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

