



# LPC2361/62

Single-chip 16-bit/32-bit MCU; up to 128 kB flash with ISP/IAP, Ethernet, USB 2.0 device/host/OTG, CAN, and 10-bit ADC/DAC

Rev. 03 — 11 November 2008

Product data sheet

## 1. General description

---

The LPC2361/62 microcontrollers are based on a 16-bit/32-bit ARM7TDMI-S CPU with real-time emulation that combines the microcontroller with up to 128 kB of embedded high-speed flash memory. A 128-bit wide memory interface and a unique accelerator architecture enable 32-bit code execution at the maximum clock rate. For critical performance in interrupt service routines and DSP algorithms, this increases performance up to 30 % over Thumb mode. For critical code size applications, the alternative 16-bit Thumb mode reduces code by more than 30 % with minimal performance penalty.

The LPC2361/62 are ideal for multi-purpose serial communication applications. They incorporate a 10/100 Ethernet Media Access Controller (MAC) (LPC2362 only), USB full speed device with 4 kB of endpoint RAM, four UARTs, two CAN channels, an SPI interface, two Synchronous Serial Ports (SSP), three I<sup>2</sup>C interfaces, and an I<sup>2</sup>S interface. This blend of serial communications interfaces combined with an on-chip 4 MHz internal oscillator, SRAM of up to 32 kB, 16 kB SRAM for Ethernet (available as general purpose SRAM for the LPC2361), 8 kB SRAM for USB and general purpose use, together with 2 kB battery powered SRAM make these devices very well suited for communication gateways and protocol converters. Various 32-bit timers, an improved 10-bit ADC, 10-bit DAC, one PWM unit, a CAN control unit, and up to 70 fast GPIO lines with up to 12 edge or level sensitive external interrupt pins make these microcontrollers particularly suitable for industrial control and medical systems.

## 2. Features

---

- ARM7TDMI-S processor, running at up to 72 MHz.
- Up to 128 kB on-chip flash program memory with In-System Programming (ISP) and In-Application Programming (IAP) capabilities. Flash program memory is on the ARM local bus for high performance CPU access.
- 8 kB (LPC2361) or 32 kB (LPC2362) of SRAM on the ARM local bus for high performance CPU access.
- 16 kB SRAM for Ethernet interface. Can also be used as general purpose SRAM.
- 8 kB SRAM for general purpose DMA use also accessible by the USB.
- Dual Advanced High-performance Bus (AHB) system that provides for simultaneous Ethernet DMA (LPC2362 only), USB DMA, and program execution from on-chip flash with no contention between those functions. A bus bridge allows the Ethernet DMA to access the other AHB subsystem.
- Advanced Vectored Interrupt Controller (VIC), supporting up to 32 vectored interrupts.
- General Purpose DMA controller (GPDMA) on AHB that can be used with the SSP serial interfaces, the I<sup>2</sup>S port, as well as for memory-to-memory transfers.

- Serial interfaces:
  - ◆ Ethernet MAC with associated DMA controller (LPC2362 only). These functions reside on an independent AHB.
  - ◆ USB 2.0 device/host/OTG with on-chip PHY and associated DMA controller.
  - ◆ Four UARTs with fractional baud rate generation, one with modem control I/O, one with IrDA support, all with FIFO.
  - ◆ CAN controller with two channels.
  - ◆ SPI controller.
  - ◆ Two SSP controllers, with FIFO and multi-protocol capabilities. One is an alternate for the SPI port, sharing its interrupt and pins. These can be used with the GPDMA controller.
  - ◆ Three I<sup>2</sup>C-bus interfaces (one with open-drain and two with standard port pins).
  - ◆ I<sup>2</sup>S (Inter-IC Sound) interface for digital audio input or output. It can be used with the GPDMA.
- Other peripherals:
  - ◆ 70 general purpose I/O pins with configurable pull-up/down resistors.
  - ◆ 10-bit ADC with input multiplexing among 6 pins.
  - ◆ 10-bit DAC.
  - ◆ Four general purpose timers/counters with a total of 8 capture inputs and 10 compare outputs. Each timer block has an external count input.
  - ◆ One PWM/timer block with support for three-phase motor control. The PWM has two external count inputs.
  - ◆ Real-Time Clock (RTC) with separate power pin, clock source can be the RTC oscillator or the APB clock.
  - ◆ 2 kB SRAM powered from the RTC power pin, allowing data to be stored when the rest of the chip is powered off.
  - ◆ WatchDog Timer (WDT). The WDT can be clocked from the internal RC oscillator, the RTC oscillator, or the APB clock.
- Standard ARM test/debug interface for compatibility with existing tools.
- Emulation trace module supports real-time trace.
- Single 3.3 V power supply (3.0 V to 3.6 V).
- Three reduced power modes: idle, sleep, and power-down.
- Four external interrupt inputs configurable as edge/level sensitive. All pins on PORT0 and PORT2 can be used as edge sensitive interrupt sources.
- Processor wake-up from Power-down mode via any interrupt able to operate during Power-down mode (includes external interrupts, RTC interrupt, USB activity, Ethernet wake-up interrupt).
- Two independent power domains allow fine tuning of power consumption based on needed features.
- Each peripheral has its own clock divider for further power saving.
- Brownout detect with separate thresholds for interrupt and forced reset.
- On-chip power-on reset.
- On-chip crystal oscillator with an operating range of 1 MHz to 25 MHz.
- 4 MHz internal RC oscillator trimmed to 1 % accuracy that can optionally be used as the system clock. When used as the CPU clock, does not allow CAN and USB to run.

- On-chip PLL allows CPU operation up to the maximum CPU rate without the need for a high frequency crystal. May be run from the main oscillator, the internal RC oscillator, or the RTC oscillator.
- Versatile pin function selections allow more possibilities for using on-chip peripheral functions.

### 3. Applications

- Industrial control
- Medical systems
- Protocol converter
- Communications

### 4. Ordering information

Table 1. Ordering information

Type number	Package		
	Name	Description	Version
LPC2361FBD100	LQFP100	plastic low profile quad flat package; 100 leads; body 14 × 14 × 1.4 mm	SOT407-1
LPC2362FBD100	LQFP100	plastic low profile quad flat package; 100 leads; body 14 × 14 × 1.4 mm	SOT407-1


#### 4.1 Ordering options

Table 2. Ordering options

Type number	Flash (kB)	SRAM (kB)					Ethernet	USB device + 4 kB FIFO	GP DMA	Channels			Temp range
		Local bus	Ethernet buffer	GP/USB	RTC	Total				CAN	ADC	DAC	
LPC2361FBD100	64	8	16 <sup>[1]</sup>	8	2	34	-	yes	yes	2	6	1	–40 °C to +85 °C
LPC2362FBD100	128	32	16	8	2	58	RMII	yes	yes	2	6	1	–40 °C to +85 °C

[1] Available as general purpose SRAM for the LPC2361.

## 5. Block diagram




(1) LPC2362 only.

**Fig 1. LPC2361/62 block diagram**

## 6. Pinning information

### 6.1 Pinning



### 6.2 Pin description

Table 3. Pin description

Symbol	Pin	Type	Description
P0[0] to P0[31]		I/O	<b>Port 0:</b> Port 0 is a 32-bit I/O port with individual direction controls for each bit. The operation of port 0 pins depends upon the pin function selected via the pin connect block. Pins 12, 13, 14, and 31 of this port are not available.
P0[0]/RD1/TXD3/ SDA1	46 <sup>[1]</sup>	I/O	<b>P0[0]</b> — General purpose digital input/output pin.
		I	<b>RD1</b> — CAN1 receiver input.
		O	<b>TXD3</b> — Transmitter output for UART3.
		I/O	<b>SDA1</b> — I <sup>2</sup> C1 data input/output (this is not an open-drain pin).
P0[1]/TD1/RXD3/ SCL1	47 <sup>[1]</sup>	I/O	<b>P0[1]</b> — General purpose digital input/output pin.
		O	<b>TD1</b> — CAN1 transmitter output.
		I	<b>RXD3</b> — Receiver input for UART3.
		I/O	<b>SCL1</b> — I <sup>2</sup> C1 clock input/output (this is not an open-drain pin).
P0[2]/TXD0	98 <sup>[1]</sup>	I/O	<b>P0[2]</b> — General purpose digital input/output pin.
		O	<b>TXD0</b> — Transmitter output for UART0.
P0[3]/RXD0	99 <sup>[1]</sup>	I/O	<b>P0[3]</b> — General purpose digital input/output pin.
		I	<b>RXD0</b> — Receiver input for UART0.
P0[4]/I2SRX_CLK/ RD2/CAP2[0]	81 <sup>[1]</sup>	I/O	<b>P0[4]</b> — General purpose digital input/output pin.
		I/O	<b>I2SRX_CLK</b> — Receive Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the <i>I<sup>2</sup>S-bus specification</i> .
		I	<b>RD2</b> — CAN2 receiver input.
		I	<b>CAP2[0]</b> — Capture input for Timer 2, channel 0.

Table 3. Pin description ...continued

Symbol	Pin	Type	Description
P0[5]/I2SRX_WS/ TD2/CAP2[1]	80 <sup>[1]</sup>	I/O	<b>P0[5]</b> — General purpose digital input/output pin.
		I/O	<b>I2SRX_WS</b> — Receive Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the <i>I<sup>2</sup>S-bus specification</i> .
		O	<b>TD2</b> — CAN2 transmitter output.
		I	<b>CAP2[1]</b> — Capture input for Timer 2, channel 1.
P0[6]/I2SRX_SDA/ SSEL1/MAT2[0]	79 <sup>[1]</sup>	I/O	<b>P0[6]</b> — General purpose digital input/output pin.
		I/O	<b>I2SRX_SDA</b> — Receive data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the <i>I<sup>2</sup>S-bus specification</i> .
		I/O	<b>SSEL1</b> — Slave Select for SSP1.
		O	<b>MAT2[0]</b> — Match output for Timer 2, channel 0.
P0[7]/I2STX_CLK/ SCK1/MAT2[1]	78 <sup>[1]</sup>	I/O	<b>P0[7]</b> — General purpose digital input/output pin.
		I/O	<b>I2STX_CLK</b> — Transmit Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the <i>I<sup>2</sup>S-bus specification</i> .
		I/O	<b>SCK1</b> — Serial Clock for SSP1.
		O	<b>MAT2[1]</b> — Match output for Timer 2, channel 1.
P0[8]/I2STX_WS/ MISO1/MAT2[2]	77 <sup>[1]</sup>	I/O	<b>P0[8]</b> — General purpose digital input/output pin.
		I/O	<b>I2STX_WS</b> — Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the <i>I<sup>2</sup>S-bus specification</i> .
		I/O	<b>MISO1</b> — Master In Slave Out for SSP1.
		O	<b>MAT2[2]</b> — Match output for Timer 2, channel 2.
P0[9]/I2STX_SDA/ MOSI1/MAT2[3]	76 <sup>[1]</sup>	I/O	<b>P0[9]</b> — General purpose digital input/output pin.
		I/O	<b>I2STX_SDA</b> — Transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the <i>I<sup>2</sup>S-bus specification</i> .
		I/O	<b>MOSI1</b> — Master Out Slave In for SSP1.
		O	<b>MAT2[3]</b> — Match output for Timer 2, channel 3.
P0[10]/TXD2/ SDA2/MAT3[0]	48 <sup>[1]</sup>	I/O	<b>P0[10]</b> — General purpose digital input/output pin.
		O	<b>TXD2</b> — Transmitter output for UART2.
		I/O	<b>SDA2</b> — I <sup>2</sup> C2 data input/output (this is not an open-drain pin).
		O	<b>MAT3[0]</b> — Match output for Timer 3, channel 0.
P0[11]/RXD2/ SCL2/MAT3[1]	49 <sup>[1]</sup>	I/O	<b>P0[11]</b> — General purpose digital input/output pin.
		I	<b>RXD2</b> — Receiver input for UART2.
		I/O	<b>SCL2</b> — I <sup>2</sup> C2 clock input/output (this is not an open-drain pin).
		O	<b>MAT3[1]</b> — Match output for Timer 3, channel 1.
P0[15]/TXD1/ SCK0/SCK	62 <sup>[1]</sup>	I/O	<b>P0[15]</b> — General purpose digital input/output pin.
		O	<b>TXD1</b> — Transmitter output for UART1.
		I/O	<b>SCK0</b> — Serial clock for SSP0.
		I/O	<b>SCK</b> — Serial clock for SPI.
P0[16]/RXD1/ SSEL0/SSEL	63 <sup>[1]</sup>	I/O	<b>P0[16]</b> — General purpose digital input/output pin.
		I	<b>RXD1</b> — Receiver input for UART1.
		I/O	<b>SSEL0</b> — Slave Select for SSP0.
		I/O	<b>SSEL</b> — Slave Select for SPI.

Table 3. Pin description ...continued

Symbol	Pin	Type	Description
P0[17]/CTS1/ MISO0/MISO	61 <sup>[1]</sup>	I/O	<b>P0[17]</b> — General purpose digital input/output pin.
		I	<b>CTS1</b> — Clear to Send input for UART1.
		I/O	<b>MISO0</b> — Master In Slave Out for SSP0.
		I/O	<b>MISO</b> — Master In Slave Out for SPI.
P0[18]/DCD1/ MOSI0/MOSI	60 <sup>[1]</sup>	I/O	<b>P0[18]</b> — General purpose digital input/output pin.
		I	<b>DCD1</b> — Data Carrier Detect input for UART1.
		I/O	<b>MOSI0</b> — Master Out Slave In for SSP0.
		I/O	<b>MOSI</b> — Master Out Slave In for SPI.
P0[19]/DSR1/SDA1	59 <sup>[1]</sup>	I/O	<b>P0[19]</b> — General purpose digital input/output pin.
		I	<b>DSR1</b> — Data Set Ready input for UART1.
		I/O	<b>SDA1</b> — I <sup>2</sup> C1 data input/output (this is not an open-drain pin).
P0[20]/DTR1/SCL1	58 <sup>[1]</sup>	I/O	<b>P0[20]</b> — General purpose digital input/output pin.
		O	<b>DTR1</b> — Data Terminal Ready output for UART1.
		I/O	<b>SCL1</b> — I <sup>2</sup> C1 clock input/output (this is not an open-drain pin).
P0[21]/RI1/RD1	57 <sup>[1]</sup>	I/O	<b>P0[21]</b> — General purpose digital input/output pin.
		I	<b>RI1</b> — Ring Indicator input for UART1.
		I	<b>RD1</b> — CAN1 receiver input.
P0[22]/RTS1/TD1	56 <sup>[1]</sup>	I/O	<b>P0[22]</b> — General purpose digital input/output pin.
		O	<b>RTS1</b> — Request to Send output for UART1.
		O	<b>TD1</b> — CAN1 transmitter output.
P0[23]/AD0[0]/ I2SRX_CLK/ CAP3[0]	9 <sup>[2]</sup>	I/O	<b>P0[23]</b> — General purpose digital input/output pin.
		I	<b>AD0[0]</b> — A/D converter 0, input 0.
		I/O	<b>I2SRX_CLK</b> — Receive Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the <i>I<sup>2</sup>S-bus specification</i> .
P0[24]/AD0[1]/ I2SRX_WS/ CAP3[1]	8 <sup>[2]</sup>	I	<b>CAP3[0]</b> — Capture input for Timer 3, channel 0.
		I/O	<b>P0[24]</b> — General purpose digital input/output pin.
		I	<b>AD0[1]</b> — A/D converter 0, input 1.
P0[25]/AD0[2]/ I2SRX_SDA/ TXD3	7 <sup>[2]</sup>	I/O	<b>I2SRX_WS</b> — Receive Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the <i>I<sup>2</sup>S-bus specification</i> .
		I	<b>CAP3[1]</b> — Capture input for Timer 3, channel 1.
		I/O	<b>P0[25]</b> — General purpose digital input/output pin.
P0[26]/AD0[3]/ AOUT/RXD3	6 <sup>[3]</sup>	I	<b>AD0[2]</b> — A/D converter 0, input 2.
		I/O	<b>I2SRX_SDA</b> — Receive data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the <i>I<sup>2</sup>S-bus specification</i> .
		O	<b>TXD3</b> — Transmitter output for UART3.
P0[27]/SDA0	25 <sup>[4]</sup>	I/O	<b>P0[26]</b> — General purpose digital input/output pin.
		I	<b>AD0[3]</b> — A/D converter 0, input 3.
		O	<b>AOUT</b> — D/A converter output.
P0[27]/SDA0	25 <sup>[4]</sup>	I	<b>RXD3</b> — Receiver input for UART3.
		I/O	<b>P0[27]</b> — General purpose digital input/output pin. Output is open-drain.
		I/O	<b>SDA0</b> — I <sup>2</sup> C0 data input/output. Open-drain output (for I <sup>2</sup> C-bus compliance).

Table 3. Pin description ...continued

Symbol	Pin	Type	Description
P0[28]/SCL0	24 <sup>[4]</sup>	I/O	<b>P0[28]</b> — General purpose digital input/output pin. Output is open-drain.
		I/O	<b>SCL0</b> — I <sup>2</sup> C0 clock input/output. Open-drain output (for I <sup>2</sup> C-bus compliance).
P0[29]/USB_D+	29 <sup>[5]</sup>	I/O	<b>P0[29]</b> — General purpose digital input/output pin.
		I/O	<b>USB_D+</b> — USB bidirectional D+ line.
P0[30]/USB_D–	30 <sup>[5]</sup>	I/O	<b>P0[30]</b> — General purpose digital input/output pin.
		I/O	<b>USB_D–</b> — USB bidirectional D– line.
P1[0] to P1[31]		I/O	<b>Port 1:</b> Port 1 is a 32-bit I/O port with individual direction controls for each bit. The operation of port 1 pins depends upon the pin function selected via the pin connect block. Pins 2, 3, 5, 6, 7, 11, 12, and 13 of this port are not available.
P1[0]/ENET_TXD0	95 <sup>[1]</sup>	I/O	<b>P1[0]</b> — General purpose digital input/output pin.
		O	<b>ENET_TXD0</b> — Ethernet transmit data 0 (LPC2362 only).
P1[1]/ENET_TXD1	94 <sup>[1]</sup>	I/O	<b>P1[1]</b> — General purpose digital input/output pin.
		O	<b>ENET_TXD1</b> — Ethernet transmit data 1 (LPC2362 only).
P1[4]/ENET_TX_EN	93 <sup>[1]</sup>	I/O	<b>P1[4]</b> — General purpose digital input/output pin.
		O	<b>ENET_TX_EN</b> — Ethernet transmit data enable (LPC2362 only).
P1[8]/ENET_CRS	92 <sup>[1]</sup>	I/O	<b>P1[8]</b> — General purpose digital input/output pin.
		I	<b>ENET_CRS</b> — Ethernet carrier sense (LPC2362 only).
P1[9]/ENET_RXD0	91 <sup>[1]</sup>	I/O	<b>P1[9]</b> — General purpose digital input/output pin.
		I	<b>ENET_RXD0</b> — Ethernet receive data (LPC2362 only).
P1[10]/ENET_RXD1	90 <sup>[1]</sup>	I/O	<b>P1[10]</b> — General purpose digital input/output pin.
		I	<b>ENET_RXD1</b> — Ethernet receive data (LPC2362 only).
P1[14]/ ENET_RX_ER	89 <sup>[1]</sup>	I/O	<b>P1[14]</b> — General purpose digital input/output pin.
		I	<b>ENET_RX_ER</b> — Ethernet receive error (LPC2362 only).
P1[15]/ ENET_REF_CLK	88 <sup>[1]</sup>	I/O	<b>P1[15]</b> — General purpose digital input/output pin.
		I	<b>ENET_REF_CLK</b> — Ethernet reference clock (LPC2362 only).
P1[16]/ENET_MDC	87 <sup>[1]</sup>	I/O	<b>P1[16]</b> — General purpose digital input/output pin.
		O	<b>ENET_MDC</b> — Ethernet MIIM clock (LPC2362 only).
P1[17]/ENET_MDIO	86 <sup>[1]</sup>	I/O	<b>P1[17]</b> — General purpose digital input/output pin.
		I/O	<b>ENET_MDIO</b> — Ethernet MIIM data input and output (LPC2362 only).
P1[18]/ USB_UP_LED/ PWM1[1]/CAP1[0]	32 <sup>[1]</sup>	I/O	<b>P1[18]</b> — General purpose digital input/output pin.
		O	<b>USB_UP_LED</b> — USB GoodLink LED indicator. It is LOW when device is configured (non-control endpoints enabled). It is HIGH when the device is not configured or during global suspend.
		O	<b>PWM1[1]</b> — Pulse Width Modulator 1, channel 1 output.
		I	<b>CAP1[0]</b> — Capture input for Timer 1, channel 0.
P1[19]/ USB_TX_E1/ USB_PPWR1/ CAP1[1]	33 <sup>[1]</sup>	I/O	<b>P1[19]</b> — General purpose digital input/output pin.
		O	<b>USB_TX_E1</b> — Transmit Enable signal for USB port 1 (OTG transceiver).
		O	<b>USB_PPWR1</b> — Port Power enable signal for USB port 1.
		I	<b>CAP1[1]</b> — Capture input for Timer 1, channel 1.



Table 3. Pin description ...continued

Symbol	Pin	Type	Description
P1[20]/ USB_TX_DP1/ PWM1[2]/SCK0	34 <sup>[1]</sup>	I/O	<b>P1[20]</b> — General purpose digital input/output pin.
		O	<b>USB_TX_DP1</b> — D+ transmit data for USB port 1 (OTG transceiver).
		O	<b>PWM1[2]</b> — Pulse Width Modulator 1, channel 2 output.
		I/O	<b>SCK0</b> — Serial clock for SSP0.
P1[21]/ USB_TX_DM1/ PWM1[3]/SSEL0	35 <sup>[1]</sup>	I/O	<b>P1[21]</b> — General purpose digital input/output pin.
		O	<b>USB_TX_DM1</b> — D– transmit data for USB port 1 (OTG transceiver).
		O	<b>PWM1[3]</b> — Pulse Width Modulator 1, channel 3 output.
		I/O	<b>SSEL0</b> — Slave Select for SSP0.
P1[22]/ USB_RCV1/ USB_PWRD1/ MAT1[0]	36 <sup>[1]</sup>	I/O	<b>P1[22]</b> — General purpose digital input/output pin.
		I	<b>USB_RCV1</b> — Differential receive data for USB port 1 (OTG transceiver).
		I	<b>USB_PWRD1</b> — Power Status for USB port 1 (host power switch).
		O	<b>MAT1[0]</b> — Match output for Timer 1, channel 0.
P1[23]/ USB_RX_DP1/ PWM1[4]/MISO0	37 <sup>[1]</sup>	I/O	<b>P1[23]</b> — General purpose digital input/output pin.
		I	<b>USB_RX_DP1</b> — D+ receive data for USB port 1 (OTG transceiver).
		O	<b>PWM1[4]</b> — Pulse Width Modulator 1, channel 4 output.
		I/O	<b>MISO0</b> — Master In Slave Out for SSP0.
P1[24]/ USB_RX_DM1/ PWM1[5]/MOSI0	38 <sup>[1]</sup>	I/O	<b>P1[24]</b> — General purpose digital input/output pin.
		I	<b>USB_RX_DM1</b> — D– receive data for USB port 1 (OTG transceiver).
		O	<b>PWM1[5]</b> — Pulse Width Modulator 1, channel 5 output.
		I/O	<b>MOSI0</b> — Master Out Slave in for SSP0.
P1[25]/ USB_LS1/ USB_HSTEN1/ MAT1[1]	39 <sup>[1]</sup>	I/O	<b>P1[25]</b> — General purpose digital input/output pin.
		O	<b>USB_LS1</b> — Low-speed status for USB port 1 (OTG transceiver).
		O	<b>USB_HSTEN1</b> — Host Enabled status for USB port 1.
		O	<b>MAT1[1]</b> — Match output for Timer 1, channel 1.
P1[26]/ USB_SSPND1/ PWM1[6]/ CAP0[0]	40 <sup>[1]</sup>	I/O	<b>P1[26]</b> — General purpose digital input/output pin.
		O	<b>USB_SSPND1</b> — USB port 1 bus suspend status (OTG transceiver).
		O	<b>PWM1[6]</b> — Pulse Width Modulator 1, channel 6 output.
		I	<b>CAP0[0]</b> — Capture input for Timer 0, channel 0.
P1[27]/ USB_INT1/ USB_OVRCR1/ CAP0[1]	43 <sup>[1]</sup>	I/O	<b>P1[27]</b> — General purpose digital input/output pin.
		I	<b>USB_INT1</b> — USB port 1 OTG transceiver interrupt (OTG transceiver).
		I	<b>USB_OVRCR1</b> — USB port 1 Over-Current status.
		I	<b>CAP0[1]</b> — Capture input for Timer 0, channel 1.
P1[28]/USB_SCL1/ PCAP1[0]/MAT0[0]	44 <sup>[1]</sup>	I/O	<b>P1[28]</b> — General purpose digital input/output pin.
		I/O	<b>USB_SCL1</b> — USB port 1 I <sup>2</sup> C-bus serial clock (OTG transceiver).
		I	<b>PCAP1[0]</b> — Capture input for PWM1, channel 0.
		O	<b>MAT0[0]</b> — Match output for Timer 0, channel 0.
P1[29]/USB_SDA1/ PCAP1[1]/MAT0[1]	45 <sup>[1]</sup>	I/O	<b>P1[29]</b> — General purpose digital input/output pin.
		I/O	<b>USB_SDA1</b> — USB port 1 I <sup>2</sup> C-bus serial data (OTG transceiver).
		I	<b>PCAP1[1]</b> — Capture input for PWM1, channel 1.
		O	<b>MAT0[1]</b> — Match output for Timer 0, channel 0.

Table 3. Pin description ...continued

Symbol	Pin	Type	Description
P1[30]/V <sub>BUS</sub> /AD0[4]	21 <sup>[2]</sup>	I/O	<b>P1[30]</b> — General purpose digital input/output pin.
		I	<b>V<sub>BUS</sub></b> — Monitors the presence of USB bus power. <b>Note:</b> This signal must be HIGH for USB reset to occur.
		I	<b>AD0[4]</b> — A/D converter 0, input 4.
P1[31]/SCK1/AD0[5]	20 <sup>[2]</sup>	I/O	<b>P1[31]</b> — General purpose digital input/output pin.
		I/O	<b>SCK1</b> — Serial Clock for SSP1.
		I	<b>AD0[5]</b> — A/D converter 0, input 5.
P2[0] to P2[31]		I/O	<b>Port 2:</b> Port 2 is a 32-bit I/O port with individual direction controls for each bit. The operation of port 2 pins depends upon the pin function selected via the pin connect block. Pins 14 through 31 of this port are not available.
P2[0]/PWM1[1]/TXD1/TRACECLK	75 <sup>[1]</sup>	I/O	<b>P2[0]</b> — General purpose digital input/output pin.
		O	<b>PWM1[1]</b> — Pulse Width Modulator 1, channel 1 output.
		O	<b>TXD1</b> — Transmitter output for UART1.
		O	<b>TRACECLK</b> — Trace Clock.
P2[1]/PWM1[2]/RXD1/PIPESTAT0	74 <sup>[1]</sup>	I/O	<b>P2[1]</b> — General purpose digital input/output pin.
		O	<b>PWM1[2]</b> — Pulse Width Modulator 1, channel 2 output.
		I	<b>RXD1</b> — Receiver input for UART1.
		O	<b>PIPESTAT0</b> — Pipeline Status, bit 0.
P2[2]/PWM1[3]/CTS1/PIPESTAT1	73 <sup>[1]</sup>	I/O	<b>P2[2]</b> — General purpose digital input/output pin.
		O	<b>PWM1[3]</b> — Pulse Width Modulator 1, channel 3 output.
		I	<b>CTS1</b> — Clear to Send input for UART1.
		O	<b>PIPESTAT1</b> — Pipeline Status, bit 1.
P2[3]/PWM1[4]/DCD1/PIPESTAT2	70 <sup>[1]</sup>	I/O	<b>P2[3]</b> — General purpose digital input/output pin.
		O	<b>PWM1[4]</b> — Pulse Width Modulator 1, channel 4 output.
		I	<b>DCD1</b> — Data Carrier Detect input for UART1.
		O	<b>PIPESTAT2</b> — Pipeline Status, bit 2.
P2[4]/PWM1[5]/DSR1/TRACESYNC	69 <sup>[1]</sup>	I/O	<b>P2[4]</b> — General purpose digital input/output pin.
		O	<b>PWM1[5]</b> — Pulse Width Modulator 1, channel 5 output.
		I	<b>DSR1</b> — Data Set Ready input for UART1.
		O	<b>TRACESYNC</b> — Trace Synchronization.
P2[5]/PWM1[6]/DTR1/TRACEPKT0	68 <sup>[1]</sup>	I/O	<b>P2[5]</b> — General purpose digital input/output pin.
		O	<b>PWM1[6]</b> — Pulse Width Modulator 1, channel 6 output.
		O	<b>DTR1</b> — Data Terminal Ready output for UART1.
		O	<b>TRACEPKT0</b> — Trace Packet, bit 0.
P2[6]/PCAP1[0]/RI1/TRACEPKT1	67 <sup>[1]</sup>	I/O	<b>P2[6]</b> — General purpose digital input/output pin.
		I	<b>PCAP1[0]</b> — Capture input for PWM1, channel 0.
		I	<b>RI1</b> — Ring Indicator input for UART1.
		O	<b>TRACEPKT1</b> — Trace Packet, bit 1.

Table 3. Pin description ...continued

Symbol	Pin	Type	Description
P2[7]/RD2/RTS1/ TRACEPKT2	66 <sup>[1]</sup>	I/O	<b>P2[7]</b> — General purpose digital input/output pin.
		I	<b>RD2</b> — CAN2 receiver input.
		O	<b>RTS1</b> — Request to Send output for UART1.
		O	<b>TRACEPKT2</b> — Trace Packet, bit 2.
P2[8]/TD2/TXD2/ TRACEPKT3	65 <sup>[1]</sup>	I/O	<b>P2[8]</b> — General purpose digital input/output pin.
		O	<b>TD2</b> — CAN2 transmitter output.
		O	<b>TXD2</b> — Transmitter output for UART2.
		O	<b>TRACEPKT3</b> — Trace Packet, bit 3.
P2[9]/ USB_CONNECT/ RXD2/EXTIN0	64 <sup>[1]</sup>	I/O	<b>P2[9]</b> — General purpose digital input/output pin.
		O	<b>USB_CONNECT</b> — Signal used to switch an external 1.5 kΩ resistor under software control. Used with the SoftConnect USB feature.
		I	<b>RXD2</b> — Receiver input for UART2.
		I	<b>EXTIN0</b> — External Trigger Input.
P2[10]/EINT0	53 <sup>[6]</sup>	I/O	<b>P2[10]</b> — General purpose digital input/output pin. <b>Note:</b> LOW on this pin while $\overline{\text{RESET}}$ is LOW forces on-chip bootloader to take over control of the part after a reset.
		I	<b>EINT0</b> — External interrupt 0 input.
P2[11]/EINT1/ I2STX_CLK	52 <sup>[6]</sup>	I/O	<b>P2[11]</b> — General purpose digital input/output pin.
		I	<b>EINT1</b> — External interrupt 1 input.
		I/O	<b>I2STX_CLK</b> — Transmit Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the <i>I<sup>2</sup>S-bus specification</i> .
P2[12]/EINT2/ I2STX_WS	51 <sup>[6]</sup>	I/O	<b>P2[12]</b> — General purpose digital input/output pin.
		I	<b>EINT2</b> — External interrupt 2 input.
		I/O	<b>I2STX_WS</b> — Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the <i>I<sup>2</sup>S-bus specification</i> .
P2[13]/EINT3/ I2STX_SDA	50 <sup>[6]</sup>	I/O	<b>P2[13]</b> — General purpose digital input/output pin.
		I	<b>EINT3</b> — External interrupt 3 input.
		I/O	<b>I2STX_SDA</b> — Transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the <i>I<sup>2</sup>S-bus specification</i> .
P3[0] to P3[31]		I/O	<b>Port 3:</b> Port 3 is a 32-bit I/O port with individual direction controls for each bit. The operation of port 3 pins depends upon the pin function selected via the pin connect block. Pins 0 through 24, and 27 through 31 of this port are not available.
P3[25]/MAT0[0]/ PWM1[2]	27 <sup>[1]</sup>	I/O	<b>P3[25]</b> — General purpose digital input/output pin.
		O	<b>MAT0[0]</b> — Match output for Timer 0, channel 0.
		O	<b>PWM1[2]</b> — Pulse Width Modulator 1, output 2.
P3[26]/MAT0[1]/ PWM1[3]	26 <sup>[1]</sup>	I/O	<b>P3[26]</b> — General purpose digital input/output pin.
		O	<b>MAT0[1]</b> — Match output for Timer 0, channel 1.
		O	<b>PWM1[3]</b> — Pulse Width Modulator 1, output 3.
P4[0] to P4[31]		I/O	<b>Port 4:</b> Port 4 is a 32-bit I/O port with individual direction controls for each bit. The operation of port 4 pins depends upon the pin function selected via the pin connect block. Pins 0 through 27, 30, and 31 of this port are not available.

Table 3. Pin description ...continued

Symbol	Pin	Type	Description
P4[28]/MAT2[0]/TXD3	82 <sup>[1]</sup>	I/O	<b>P4[28]</b> — General purpose digital input/output pin.
		O	<b>MAT2[0]</b> — Match output for Timer 2, channel 0.
		O	<b>TXD3</b> — Transmitter output for UART3.
P4[29]/MAT2[1]/RXD3	85 <sup>[1]</sup>	I/O	<b>P4[29]</b> — General purpose digital input/output pin.
		O	<b>MAT2[1]</b> — Match output for Timer 2, channel 1.
		I	<b>RXD3</b> — Receiver input for UART3.
TDO	1 <sup>[1]</sup>	O	<b>TDO</b> — Test Data out for JTAG interface.
TDI	2 <sup>[1]</sup>	I	<b>TDI</b> — Test Data in for JTAG interface.
TMS	3 <sup>[1]</sup>	I	<b>TMS</b> — Test Mode Select for JTAG interface.
TRST	4 <sup>[1]</sup>	I	<b>TRST</b> — Test Reset for JTAG interface.
TCK	5 <sup>[1]</sup>	I	<b>TCK</b> — Test Clock for JTAG interface. This clock must be slower than $\frac{1}{6}$ of the CPU clock (CCLK) for the JTAG interface to operate
RTCK	100 <sup>[1]</sup>	I/O	<b>RTCK</b> — JTAG interface control signal. <b>Note:</b> LOW on this pin while RESET is LOW enables ETM pins (P2[9:0]) to operate as trace port after reset.
RSTOUT	14	O	<b>RSTOUT</b> — This is a 3.3 V pin. LOW on this pin indicates LPC2361/62 being in Reset state.
RESET	17 <sup>[7]</sup>	I	<b>External reset input:</b> A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. TTL with hysteresis, 5 V tolerant.
XTAL1	22 <sup>[8]</sup>	I	Input to the oscillator circuit and internal clock generator circuits.
XTAL2	23 <sup>[8]</sup>	O	Output from the oscillator amplifier.
RTCX1	16 <sup>[8]</sup>	I	Input to the RTC oscillator circuit.
RTCX2	18 <sup>[8]</sup>	O	Output from the RTC oscillator circuit.
V <sub>SS</sub>	15, 31, 41, 55, 72, 97, 83 <sup>[9]</sup>	I	<b>ground:</b> 0 V reference.
V <sub>SSA</sub>	11 <sup>[10]</sup>	I	<b>analog ground:</b> 0 V reference. This should nominally be the same voltage as V <sub>SS</sub> , but should be isolated to minimize noise and error.
V <sub>DD(3V3)</sub>	28, 54, 71, 96 <sup>[11]</sup>	I	<b>3.3 V supply voltage:</b> This is the power supply voltage for the I/O ports.
V <sub>DD(DCDC)(3V3)</sub>	13, 42, 84 <sup>[12]</sup>	I	<b>3.3 V DC-to-DC converter supply voltage:</b> This is the supply voltage for the on-chip DC-to-DC converter only.
V <sub>DDA</sub>	10 <sup>[13]</sup>	I	<b>analog 3.3 V pad supply voltage:</b> This should be nominally the same voltage as V <sub>DD(3V3)</sub> but should be isolated to minimize noise and error. This voltage is used to power the ADC and DAC.
VREF	12 <sup>[13]</sup>	I	<b>ADC reference:</b> This should be nominally the same voltage as V <sub>DD(3V3)</sub> but should be isolated to minimize noise and error. Level on this pin is used as a reference for ADC and DAC.
VBAT	19 <sup>[13]</sup>	I	<b>RTC power supply:</b> 3.3 V on this pin supplies the power to the RTC peripheral.

[1] 5 V tolerant pad providing digital I/O functions with TTL levels and hysteresis.

[2] 5 V tolerant pad providing digital I/O functions (with TTL levels and hysteresis) and analog input. When configured as a DAC input, digital section of the pad is disabled.

- [3] 5 V tolerant pad providing digital I/O with TTL levels and hysteresis and analog output function. When configured as the DAC output, digital section of the pad is disabled.
- [4] Open-drain 5 V tolerant digital I/O pad, compatible with I<sup>2</sup>C-bus 400 kHz specification. This pad requires an external pull-up to provide output functionality. When power is switched off, this pin connected to the I<sup>2</sup>C-bus is floating and does not disturb the I<sup>2</sup>C lines. Open-drain configuration applies to all functions on this pin.
- [5] Pad provides digital I/O and USB functions. It is designed in accordance with the *USB specification, revision 2.0* (Full-speed and Low-speed mode only).
- [6] 5 V tolerant pad with 5 ns glitch filter providing digital I/O functions with TTL levels and hysteresis.
- [7] 5 V tolerant pad with 20 ns glitch filter providing digital I/O function with TTL levels and hysteresis.
- [8] Pad provides special analog functionality.
- [9] Pad provides special analog functionality.
- [10] Pad provides special analog functionality.
- [11] Pad provides special analog functionality.
- [12] Pad provides special analog functionality.
- [13] Pad provides special analog functionality.

## 7. Functional description

### 7.1 Architectural overview

The LPC2361/62 microcontroller consists of an ARM7TDMI-S CPU with emulation support, the ARM7 local bus for closely coupled, high-speed access to the majority of on-chip memory, the AMBA AHB interfacing to high-speed on-chip peripherals, and the AMBA APB for connection to other on-chip peripheral functions. The microcontroller permanently configures the ARM7TDMI-S processor for little-endian byte order.

The LPC2362 implements two AHBs in order to allow the Ethernet block to operate without interference caused by other system activity. The primary AHB, referred to as AHB1, includes the VIC and GPDMA controller.

The second AHB, referred to as AHB2, includes only the Ethernet block and an associated 16 kB SRAM. In addition, a bus bridge is provided that allows the secondary AHB to be a bus master on AHB1, allowing expansion of Ethernet buffer space into off-chip memory or unused space in memory residing on AHB1.

In summary, bus masters with access to AHB1 are the ARM7 itself, the GPDMA function, and the Ethernet block (via the bus bridge from AHB2). Bus masters with access to AHB2 are the ARM7 and the Ethernet block.

AHB peripherals are allocated a 2 MB range of addresses at the very top of the 4 GB ARM memory space. Each AHB peripheral is allocated a 16 kB address space within the AHB address space. Lower speed peripheral functions are connected to the APB. The AHB to APB bridge interfaces the APB to the AHB. APB peripherals are also allocated a 2 MB range of addresses, beginning at the 3.5 GB address point. Each APB peripheral is allocated a 16 kB address space within the APB address space.

The ARM7TDMI-S processor is a general purpose 32-bit microprocessor, which offers high performance and very low power consumption. The ARM architecture is based on Reduced Instruction Set Computer (RISC) principles, and the instruction set and related decode mechanism are much simpler than those of microprogrammed complex instruction set computers. This simplicity results in a high instruction throughput and impressive real-time interrupt response from a small and cost-effective processor core.

Pipeline techniques are employed so that all parts of the processing and memory systems can operate continuously. Typically, while one instruction is being executed, its successor is being decoded, and a third instruction is being fetched from memory.

The ARM7TDMI-S processor also employs a unique architectural strategy known as Thumb, which makes it ideally suited to high-volume applications with memory restrictions, or applications where code density is an issue.

The key idea behind Thumb is that of a super-reduced instruction set. Essentially, the ARM7TDMI-S processor has two instruction sets:

- The standard 32-bit ARM set
- A 16-bit Thumb set

The Thumb set's 16-bit instruction length allows it to approach twice the density of standard ARM code while retaining most of the ARM's performance advantage over a traditional 16-bit processor using 16-bit registers. This is possible because Thumb code operates on the same 32-bit register set as ARM code.

Thumb code is able to provide up to 65 % of the code size of ARM, and 160 % of the performance of an equivalent ARM processor connected to a 16-bit memory system.

## 7.2 On-chip flash programming memory

The LPC2361/62 incorporate a 64 kB and 128 kB flash memory system respectively. This memory may be used for both code and data storage. Programming of the flash memory may be accomplished in several ways. It may be programmed In System via the serial port (UART0). The application program may also erase and/or program the flash while the application is running, allowing a great degree of flexibility for data storage field and firmware upgrades.

The flash memory is 128 bits wide and includes pre-fetching and buffering techniques to allow it to operate at SRAM speeds of 72 MHz.

The LPC2361/62 provides a minimum of 100000 write/erase cycles and 20 years of data retention.

## 7.3 On-chip SRAM

The LPC2361/62 include SRAM memory of 8 kB (LPC2361) or 32 kB (LPC2362), reserved for the ARM processor exclusive use. This RAM may be used for code and/or data storage and may be accessed as 8 bits, 16 bits, and 32 bits.

A 16 kB SRAM block serving as a buffer for the Ethernet controller (available as general purpose SRAM for the LPC2361) and an 8 kB SRAM used by the GPDMA controller or the USB device can be used both for data and code storage. The 2 kB RTC SRAM can be used for data storage only. The RTC SRAM is battery powered and retains the content in the absence of the main power supply.

## 7.4 Memory map

The LPC2361/62 memory map incorporates several distinct regions as shown in [Figure 3](#).

In addition, the CPU interrupt vectors may be remapped to allow them to reside in either flash memory (default), boot ROM, or SRAM (see [Section 7.24.6](#)).




Fig 3. LPC2361/62 memory map

7.5 Interrupt controller

The ARM processor core has two interrupt inputs called Interrupt Request (IRQ) and Fast Interrupt Request (FIQ). The VIC takes 32 interrupt request inputs which can be programmed as FIQ or vectored IRQ types. The programmable assignment scheme means that priorities of interrupts from the various peripherals can be dynamically assigned and adjusted.



FIQs have the highest priority. If more than one request is assigned to FIQ, the VIC ORs the requests to produce the FIQ signal to the ARM processor. The fastest possible FIQ latency is achieved when only one request is classified as FIQ, because then the FIQ service routine can simply start dealing with that device. But if more than one request is assigned to the FIQ class, the FIQ service routine can read a word from the VIC that identifies which FIQ source(s) is (are) requesting an interrupt.

Vectored IRQs, which include all interrupt requests that are not classified as FIQs, have a programmable interrupt priority. When more than one interrupt is assigned the same priority and occur simultaneously, the one connected to the lowest numbered VIC channel will be serviced first.

The VIC ORs the requests from all of the vectored IRQs to produce the IRQ signal to the ARM processor. The IRQ service routine can start by reading a register from the VIC and jumping to the address supplied by that register.

### 7.5.1 Interrupt sources

Each peripheral device has one interrupt line connected to the VIC but may have several interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

Any pin on PORT0 and PORT2 (total of 42 pins) regardless of the selected function, can be programmed to generate an interrupt on a rising edge, a falling edge, or both. Such interrupt request coming from PORT0 and/or PORT2 will be combined with the  $\overline{\text{EINT3}}$  interrupt requests.

## 7.6 Pin connect block

The pin connect block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on chip peripherals.

Peripherals should be connected to the appropriate pins prior to being activated and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

## 7.7 General purpose DMA controller

The GPDMA is an AMBA AHB compliant peripheral allowing selected LPC2361/62 peripherals to have DMA support.

The GPDMA enables peripheral-to-memory, memory-to-peripheral, peripheral-to-peripheral, and memory-to-memory transactions. Each DMA stream provides unidirectional serial DMA transfers for a single source and destination. For example, a bidirectional port requires one stream for transmit and one for receive. The source and destination areas can each be either a memory region or a peripheral, and can be accessed through the AHB master.

### 7.7.1 Features

- Two DMA channels. Each channel can support a unidirectional transfer.
- The GPDMA can transfer data between the 8 kB SRAM and peripherals such as the two SSP, and I<sup>2</sup>S interfaces.



- Single DMA and burst DMA request signals. Each peripheral connected to the GPDMA can assert either a burst DMA request or a single DMA request. The DMA burst size is set by programming the GPDMA.
- Memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral transfers.
- Scatter or gather DMA is supported through the use of linked lists. This means that the source and destination areas do not have to occupy contiguous areas of memory.
- Hardware DMA channel priority. Each DMA channel has a specific hardware priority. DMA channel 0 has the highest priority and channel 1 has the lowest priority. If requests from two channels become active at the same time the channel with the highest priority is serviced first.
- AHB slave DMA programming interface. The GPDMA is programmed by writing to the DMA control registers over the AHB slave interface.
- One AHB master for transferring data. This interface transfers data when a DMA request goes active.
- 32-bit AHB master bus width.
- Incrementing or non-incrementing addressing for source and destination.
- Programmable DMA burst size. The DMA burst size can be programmed to more efficiently transfer data. Usually the burst size is set to half the size of the FIFO in the peripheral.
- Internal four-word FIFO per channel.
- Supports 8-bit, 16-bit, and 32-bit wide transactions.
- An interrupt to the processor can be generated on a DMA completion or when a DMA error has occurred.
- Interrupt masking. The DMA error and DMA terminal count interrupt requests can be masked.
- Raw interrupt status. The DMA error and DMA count raw interrupt status can be read prior to masking.

## 7.8 Fast general purpose parallel I/O

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back as well as the current state of the port pins.

LPC2361/62 use accelerated GPIO functions:

- GPIO registers are relocated to the ARM local bus so that the fastest possible I/O timing can be achieved.
- Mask registers allow treating sets of port bits as a group, leaving other bits unchanged.
- All GPIO registers are byte and half-word addressable.
- Entire port value can be written in one instruction.

Additionally, any pin on PORT0 and PORT2 (total of 42 pins) providing a digital function can be programmed to generate an interrupt on a rising edge, a falling edge, or both. The edge detection is asynchronous, so it may operate when clocks are not present such as during Power-down mode. Each enabled interrupt can be used to wake up the chip from Power-down mode.

### 7.8.1 Features

- Bit level set and clear registers allow a single instruction to set or clear any number of bits in one port.
- Direction control of individual bits.
- All I/O default to inputs after reset.
- Backward compatibility with other earlier devices is maintained with legacy PORT0 and PORT1 registers appearing at the original addresses on the APB.

## 7.9 Ethernet (LPC2362 only)

The Ethernet block contains a full featured 10 Mbit/s or 100 Mbit/s Ethernet MAC designed to provide optimized performance through the use of DMA hardware acceleration. Features include a generous suite of control registers, half or full duplex operation, flow control, control frames, hardware acceleration for transmit retry, receive packet filtering and wake-up on LAN activity. Automatic frame transmission and reception with scatter-gather DMA off-loads many operations from the CPU.

The Ethernet block and the CPU share a dedicated AHB subsystem that is used to access the Ethernet SRAM for Ethernet data, control, and status information. All other AHB traffic in the LPC2362 takes place on a different AHB subsystem, effectively separating Ethernet activity from the rest of the system. The Ethernet DMA can also access the USB SRAM if it is not being used by the USB block.

The Ethernet block interfaces between an off-chip Ethernet PHY using the Reduced MII (RMII) protocol and the on-chip Media Independent Interface Management (MIIM) serial bus.

### 7.9.1 Features

- Ethernet standards support:
  - Supports 10 Mbit/s or 100 Mbit/s PHY devices including 10 Base-T, 100 Base-TX, 100 Base-FX, and 100 Base-T4.
  - Fully compliant with *IEEE standard 802.3*.
  - Fully compliant with 802.3x full duplex flow control and half duplex back pressure.
  - Flexible transmit and receive frame options.
  - Virtual Local Area Network (VLAN) frame support.
- Memory management:
  - Independent transmit and receive buffers memory mapped to shared SRAM.
  - DMA managers with scatter/gather DMA and arrays of frame descriptors.
  - Memory traffic optimized by buffering and pre-fetching.
- Enhanced Ethernet features:

- Receive filtering.
  - Multicast and broadcast frame support for both transmit and receive.
  - Optional automatic Frame Check Sequence (FCS) insertion with Circular Redundancy Check (CRC) for transmit.
  - Selectable automatic transmit frame padding.
  - Over-length frame support for both transmit and receive allows any length frames.
  - Promiscuous receive mode.
  - Automatic collision back-off and frame retransmission.
  - Includes power management by clock switching.
  - Wake-on-LAN power management support allows system wake-up: using the receive filters or a magic frame detection filter.
- Physical interface:
    - Attachment of external PHY chip through standard RMII interface.
    - PHY register access is available via the MIIM interface.

## 7.10 USB interface

The Universal Serial Bus (USB) is a 4-wire bus that supports communication between a host and one or more (up to 127) peripherals. The Host Controller allocates the USB bandwidth to attached devices through a token-based protocol. The bus supports hot plugging and dynamic configuration of the devices. All transactions are initiated by the Host Controller.

The LPC2361/62 USB interface includes a device, Host, and OTG Controller. Details on typical USB interfacing solutions can be found in [Section 11.1](#).

### 7.10.1 USB device controller

The device controller enables 12 Mbit/s data exchange with a USB Host Controller. It consists of a register interface, serial interface engine, endpoint buffer memory, and a DMA controller. The serial interface engine decodes the USB data stream and writes data to the appropriate endpoint buffer. The status of a completed USB transfer or error condition is indicated via status registers. An interrupt is also generated if enabled. When enabled, the DMA controller transfers data between the endpoint buffer and the USB RAM.

#### 7.10.1.1 Features

- Fully compliant with *USB 2.0 specification* (full speed).
- Supports 32 physical (16 logical) endpoints with a 4 kB endpoint buffer RAM.
- Supports Control, Bulk, Interrupt and Isochronous endpoints.
- Scalable realization of endpoints at run time.
- Endpoint Maximum packet size selection (up to USB maximum specification) by software at run time.
- Supports SoftConnect and GoodLink features.
- While the USB is in the Suspend mode, the LPC2361/62 can enter one of the reduced power modes and wake up on USB activity.

- Supports DMA transfers with the DMA RAM of 16 kB on all non-control endpoints.
- Allows dynamic switching between CPU-controlled and DMA modes.
- Double buffer implementation for Bulk and Isochronous endpoints.

### 7.10.2 USB host controller

The host controller enables full- and low-speed data exchange with USB devices attached to the bus. It consists of register interface, serial interface engine, and DMA controller. The register interface complies with the *OHCI specification*.

#### 7.10.2.1 Features

- OHCI compliant.
- Two downstream ports.
- Supports per-port power switching.

### 7.10.3 USB OTG controller

USB OTG (On-The-Go) is a supplement to the USB 2.0 specification that augments the capability of existing mobile devices and USB peripherals by adding host functionality for connection to USB peripherals.

The OTG Controller integrates the Host Controller, device controller, and a master-only I<sup>2</sup>C interface to implement OTG dual-role device functionality. The dedicated I<sup>2</sup>C interface controls an external OTG transceiver.

#### 7.10.3.1 Features

- Fully compliant with *On-The-Go supplement to the USB 2.0 Specification, Revision 1.0a*.
- Hardware support for Host Negotiation Protocol (HNP).
- Includes a programmable timer required for HNP and Session Request Protocol (SRP).
- Supports any OTG transceiver compliant with the *OTG Transceiver Specification (CEA-2011), Rev. 1.0*.

## 7.11 CAN controller and acceptance filters

The Controller Area Network (CAN) is a serial communications protocol which efficiently supports distributed real-time control with a very high level of security. Its domain of application ranges from high-speed networks to low cost multiplex wiring.

The CAN block is intended to support multiple CAN buses simultaneously, allowing the device to be used as a gateway, switch, or router among a number of CAN buses in industrial or automotive applications.

Each CAN controller has a register structure similar to the NXP SJA1000 and the PeliCAN Library block, but the 8-bit registers of those devices have been combined in 32-bit words to allow simultaneous access in the ARM environment. The main operational difference is that the recognition of received Identifiers, known in CAN terminology as Acceptance Filtering, has been removed from the CAN controllers and centralized in a global Acceptance Filter.

### 7.11.1 Features

- Two CAN controllers and buses.
- Data rates to 1 Mbit/s on each bus.
- 32-bit register and RAM access.
- Compatible with *CAN specification 2.0B, ISO 11898-1*.
- Global Acceptance Filter recognizes 11-bit and 29-bit receive identifiers for all CAN buses.
- Acceptance Filter can provide FullCAN-style automatic reception for selected Standard Identifiers.
- FullCAN messages can generate interrupts.

## 7.12 10-bit ADC

The LPC2361/62 contain one ADC. It is a single 10-bit successive approximation ADC with six channels.

### 7.12.1 Features

- 10-bit successive approximation ADC.
- Input multiplexing among 6 pins.
- Power-down mode.
- Measurement range 0 V to  $V_{i(VREF)}$ .
- 10-bit conversion time  $\geq 2.44 \mu s$ .
- Burst conversion mode for single or multiple inputs.
- Optional conversion on transition of input pin or Timer Match signal.
- Individual result registers for each ADC channel to reduce interrupt overhead.

## 7.13 10-bit DAC

The DAC allows the LPC2361/62 to generate a variable analog output. The maximum output value of the DAC is  $V_{i(VREF)}$ .

### 7.13.1 Features

- 10-bit DAC
- Resistor string architecture
- Buffered output
- Power-down mode
- Selectable output drive

## 7.14 UARTs

The LPC2361/62 each contain four UARTs. In addition to standard transmit and receive data lines, UART1 also provides a full modem control handshake interface.

The UARTs include a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

### 7.14.1 Features

- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Fractional divider for baud rate control, auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- UART1 equipped with standard modem interface signals. This module also provides full support for hardware flow control (auto-CTS/RTS).
- UART3 includes an IrDA mode to support infrared communication.

## 7.15 SPI serial I/O controller

The LPC2361/62 each contain one SPI controller. SPI is a full duplex serial interface designed to handle multiple masters and slaves connected to a given bus. Only a single master and a single slave can communicate on the interface during a given data transfer. During a data transfer the master always sends 8 bits to 16 bits of data to the slave, and the slave always sends 8 bits to 16 bits of data to the master.

### 7.15.1 Features

- Compliant with SPI specification
- Synchronous, serial, full duplex communication
- Combined SPI master and slave
- Maximum data bit rate of one eighth of the input clock rate
- 8 bits to 16 bits per transfer

## 7.16 SSP serial I/O controller

The LPC2361/62 each contain two SSP controllers. The SSP controller is capable of operation on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full duplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. In practice, often only one of these data flows carries meaningful data.

### 7.16.1 Features

- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor Microwire buses
- Synchronous serial communication
- Master or slave operation
- 8-frame FIFOs for both transmit and receive
- 4-bit to 16-bit frame
- DMA transfers supported by GPDMA

## 7.17 I<sup>2</sup>C-bus serial I/O controllers

The LPC2361/62 each contain three I<sup>2</sup>C-bus controllers.

The I<sup>2</sup>C-bus is bidirectional, for inter-IC control using only two wires: a serial clock line (SCL), and a serial data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I<sup>2</sup>C is a multi-master bus, it can be controlled by more than one bus master connected to it.

The I<sup>2</sup>C-bus implemented in LPC2361/62 supports bit rates up to 400 kbit/s (Fast I<sup>2</sup>C-bus).

### 7.17.1 Features

- I<sup>2</sup>C0 is a standard I<sup>2</sup>C compliant bus interface with open-drain pins.
- I<sup>2</sup>C1 and I<sup>2</sup>C2 use standard I/O pins and do not support powering off of individual devices connected to the same bus lines.
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I<sup>2</sup>C-bus can be used for test and diagnostic purposes.

## 7.18 I<sup>2</sup>S-bus serial I/O controllers

The I<sup>2</sup>S-bus provides a standard communication interface for digital audio applications.

The *I<sup>2</sup>S-bus specification* defines a 3-wire serial bus using one data line, one clock line, and one word select signal. The basic I<sup>2</sup>S connection has one master, which is always the master, and one slave. The I<sup>2</sup>S interface on the LPC2361/62 provides a separate transmit and receive channel, each of which can operate as either a master or a slave.

### 7.18.1 Features

- The interface has separate input/output channels each of which can operate in master or slave mode.
- Capable of handling 8-bit, 16-bit, and 32-bit word sizes.
- Mono and stereo audio data supported.
- The sampling frequency can range from 16 kHz to 48 kHz (16, 22.05, 32, 44.1, 48) kHz.

- Configurable word select period in master mode (separately for I<sup>2</sup>S input and output).
- Two 8-word FIFO data buffers are provided, one for transmit and one for receive.
- Generates interrupt requests when buffer levels cross a programmable boundary.
- Two DMA requests, controlled by programmable buffer levels. These are connected to the GPDMA block.
- Controls include reset, stop and mute options separately for I<sup>2</sup>S input and I<sup>2</sup>S output.

## 7.19 General purpose 32-bit timers/external event counters

The LPC2361/62 include four 32-bit Timer/Counters. The Timer/Counter is designed to count cycles of the system derived clock or an externally-supplied clock. It can optionally generate interrupts or perform other actions at specified timer values, based on four match registers. The Timer/Counter also includes two capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.

### 7.19.1 Features

- A 32-bit Timer/Counter with a programmable 32-bit prescaler.
- Counter or Timer operation.
- Two 32-bit capture channels per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event may also generate an interrupt.
- Four 32-bit match registers that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
  - Set LOW on match.
  - Set HIGH on match.
  - Toggle on match.
  - Do nothing on match.

## 7.20 Pulse width modulator

The PWM is based on the standard Timer block and inherits all of its features, although only the PWM function is pinned out on the LPC2361/62. The Timer is designed to count cycles of the system derived clock and optionally switch pins, generate interrupts or perform other actions when specified timer values occur, based on seven match registers. The PWM function is in addition to these features, and is based on match register events.

The ability to separately control rising and falling edge locations allows the PWM to be used for more applications. For instance, multi-phase motor control typically requires three non-overlapping PWM outputs with individual control of all three pulse widths and positions.

Two match registers can be used to provide a single edge controlled PWM output. One match register (PWMMR0) controls the PWM cycle rate, by resetting the count upon match. The other match register controls the PWM edge position. Additional single edge



controlled PWM outputs require only one match register each, since the repetition rate is the same for all PWM outputs. Multiple single edge controlled PWM outputs will all have a rising edge at the beginning of each PWM cycle, when an PWMMR0 match occurs.

Three match registers can be used to provide a PWM output with both edges controlled. Again, the PWMMR0 match register controls the PWM cycle rate. The other match registers control the two PWM edge positions. Additional double edge controlled PWM outputs require only two match registers each, since the repetition rate is the same for all PWM outputs.

With double edge controlled PWM outputs, specific match registers control the rising and falling edge of the output. This allows both positive going PWM pulses (when the rising edge occurs prior to the falling edge), and negative going PWM pulses (when the falling edge occurs prior to the rising edge).

### 7.20.1 Features

- LPC2361/62 has one PWM block with Counter or Timer operation (may use the peripheral clock or one of the capture inputs as the clock source).
- Seven match registers allow up to 6 single edge controlled or 3 double edge controlled PWM outputs, or a mix of both types. The match registers also allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Supports single edge controlled and/or double edge controlled PWM outputs. Single edge controlled PWM outputs all go high at the beginning of each cycle unless the output is a constant low. Double edge controlled PWM outputs can have either edge occur at any position within a cycle. This allows for both positive going and negative going pulses.
- Pulse period and width can be any number of timer counts. This allows complete flexibility in the trade-off between resolution and repetition rate. All PWM outputs will occur at the same repetition rate.
- Double edge controlled PWM outputs can be programmed to be either positive going or negative going pulses.
- Match register updates are synchronized with pulse outputs to prevent generation of erroneous pulses. Software must 'release' new match values before they can become effective.
- May be used as a standard timer if the PWM mode is not enabled.
- A 32-bit Timer/Counter with a programmable 32-bit Prescaler.

### 7.21 Watchdog timer

The purpose of the watchdog is to reset the microcontroller within a reasonable amount of time if it enters an erroneous state. When enabled, the watchdog will generate a system reset if the user program fails to 'feed' (or reload) the watchdog within a predetermined amount of time.

#### 7.21.1 Features

- Internally resets chip if not periodically reloaded.

- Debug mode.
- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.
- Incorrect/Incomplete feed sequence causes reset/interrupt if enabled.
- Flag to indicate watchdog reset.
- Programmable 32-bit timer with internal prescaler.
- Selectable time period from  $(T_{cy(WDCLK)} \times 256 \times 4)$  to  $(T_{cy(WDCLK)} \times 2^{32} \times 4)$  in multiples of  $T_{cy(WDCLK)} \times 4$ .
- The Watchdog Clock (WDCLK) source can be selected from the RTC clock, the Internal RC oscillator (IRC), or the APB peripheral clock. This gives a wide range of potential timing choices of Watchdog operation under different power reduction conditions. It also provides the ability to run the WDT from an entirely internal source that is not dependent on an external crystal and its associated components and wiring, for increased reliability.

## 7.22 RTC and battery RAM

The RTC is a set of counters for measuring time when system power is on, and optionally when it is off. It uses little power in Power-down mode. On the LPC2361/62, the RTC can be clocked by a separate 32.768 kHz oscillator, or by a programmable prescale divider based on the APB clock. Also, the RTC is powered by its own power supply pin, VBAT, which can be connected to a battery or to the same 3.3 V supply used by the rest of the device.

The VBAT pin supplies power only to the RTC and the battery RAM. These two functions require a minimum of power to operate, which can be supplied by an external battery.

### 7.22.1 Features

- Measures the passage of time to maintain a calendar and clock.
- Ultra low power design to support battery powered systems.
- Provides Seconds, Minutes, Hours, Day of Month, Month, Year, Day of Week, and Day of Year.
- Dedicated 32 kHz oscillator or programmable prescaler from APB clock.
- Dedicated power supply pin can be connected to a battery or to the main 3.3 V.
- Periodic interrupts can be generated from increments of any field of the time registers, and selected fractional second values.
- 2 kB data SRAM powered by VBAT.
- RTC and battery RAM power supply is isolated from the rest of the chip.

## 7.23 Clocking and power control

### 7.23.1 Crystal oscillators

The LPC2361/62 includes three independent oscillators. These are the Main Oscillator, the Internal RC oscillator, and the RTC oscillator. Each oscillator can be used for more than one purpose as required in a particular application. Any of the three clock sources can be chosen by software to drive the PLL and ultimately the CPU.

Following reset, the LPC2361/62 will operate from the Internal RC oscillator until switched by software. This allows systems to operate without any external crystal and the bootloader code to operate at a known frequency.

#### 7.23.1.1 Internal RC oscillator

The IRC may be used as the clock source for the WDT, and/or as the clock that drives the PLL and subsequently the CPU. The nominal IRC frequency is 4 MHz. The IRC is trimmed to 1 % accuracy.

Upon power-up or any chip reset, the LPC2361/62 uses the IRC as the clock source. Software may later switch to one of the other available clock sources.

#### 7.23.1.2 Main oscillator

The main oscillator can be used as the clock source for the CPU, with or without using the PLL. The main oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be boosted to a higher frequency, up to the maximum CPU operating frequency, by the PLL. The clock selected as the PLL input is PLLCLKIN. The ARM processor clock frequency is referred to as CCLK elsewhere in this document. The frequencies of PLLCLKIN and CCLK are the same value unless the PLL is active and connected. The clock frequency for each peripheral can be selected individually and is referred to as PCLK. Refer to [Section 7.23.2](#) for additional information.

#### 7.23.1.3 RTC oscillator

The RTC oscillator can be used as the clock source for the RTC and/or the WDT. Also, the RTC oscillator can be used to drive the PLL and the CPU.

### 7.23.2 PLL

The PLL accepts an input clock frequency in the range of 32 kHz to 25 MHz. The input frequency is multiplied up to a high frequency, then divided down to provide the actual clock used by the CPU and the USB block.

The PLL input, in the range of 32 kHz to 25 MHz, may initially be divided down by a value 'N', which may be in the range of 1 to 256. This input division provides a wide range of output frequencies from the same input frequency.

Following the PLL input divider is the PLL multiplier. This can multiply the input divider output through the use of a Current Controlled Oscillator (CCO) by a value 'M', in the range of 1 through 32768. The resulting frequency must be in the range of 275 MHz to 550 MHz. The multiplier works by dividing the CCO output by the value of M, then using a phase-frequency detector to compare the divided CCO output to the multiplier input. The error value is used to adjust the CCO frequency.

The PLL is turned off and bypassed following a chip Reset and by entering Power-down mode. PLL is enabled by software only. The program must configure and activate the PLL, wait for the PLL to Lock, then connect to the PLL as a clock source.

### 7.23.3 Wake-up timer

The LPC2361/62 begins operation at power-up and when awakened from Power-down mode by using the 4 MHz IRC oscillator as the clock source. This allows chip operation to resume quickly. If the main oscillator or the PLL is needed by the application, software will need to enable these features and wait for them to stabilize before they are used as a clock source.

When the main oscillator is initially activated, the wake-up timer allows software to ensure that the main oscillator is fully functional before the processor uses it as a clock source and starts to execute instructions. This is important at power on, all types of Reset, and whenever any of the aforementioned functions are turned off for any reason. Since the oscillator and other functions are turned off during Power-down mode, any wake-up of the processor from Power-down mode makes use of the wake-up Timer.

The Wake-up Timer monitors the crystal oscillator to check whether it is safe to begin code execution. When power is applied to the chip, or when some event caused the chip to exit Power-down mode, some time is required for the oscillator to produce a signal of sufficient amplitude to drive the clock logic. The amount of time depends on many factors, including the rate of  $V_{DD(3V3)}$  ramp (in the case of power on), the type of crystal and its electrical characteristics (if a quartz crystal is used), as well as any other external circuitry (e.g., capacitors), and the characteristics of the oscillator itself under the existing ambient conditions.

### 7.23.4 Power control

The LPC2361/62 supports a variety of power control features. There are three special modes of processor power reduction: Idle mode, Sleep mode, and Power-down mode. The CPU clock rate may also be controlled as needed by changing clock sources, reconfiguring PLL values, and/or altering the CPU clock divider value. This allows a trade-off of power versus processing speed based on application requirements. In addition, Peripheral Power Control allows shutting down the clocks to individual on-chip peripherals, allowing fine tuning of power consumption by eliminating all dynamic power use in any peripherals that are not required for the application. Each of the peripherals has its own clock divider which provides even better power control.

The LPC2361/62 also implements a separate power domain in order to allow turning off power to the bulk of the device while maintaining operation of the RTC and a small SRAM, referred to as the battery RAM.

#### 7.23.4.1 Idle mode

In Idle mode, execution of instructions is suspended until either a Reset or interrupt occurs. Peripheral functions continue operation during Idle mode and may generate interrupts to cause the processor to resume execution. Idle mode eliminates dynamic power used by the processor itself, memory systems and related controllers, and internal buses.

#### 7.23.4.2 Sleep mode

In Sleep mode, the oscillator is shut down and the chip receives no internal clocks. The processor state and registers, peripheral registers, and internal SRAM values are preserved throughout Sleep mode and the logic levels of chip pins remain static. The output of the IRC is disabled but the IRC is not powered down for a fast wake-up later. The

32 kHz RTC oscillator is not stopped because the RTC interrupts may be used as the wake-up source. The PLL is automatically turned off and disconnected. The CCLK and USB clock dividers automatically get reset to zero.

The Sleep mode can be terminated and normal operation resumed by either a Reset or certain specific interrupts that are able to function without clocks. Since all dynamic operation of the chip is suspended, Sleep mode reduces chip power consumption to a very low value. The flash memory is left on in Sleep mode, allowing a very quick wake-up.

On the wake-up of Sleep mode, if the IRC was used before entering Sleep mode, the code execution and peripherals activities will resume after 4 cycles expire. If the main external oscillator was used, the code execution will resume when 4096 cycles expire.

The customers need to reconfigure the PLL and clock dividers accordingly.

#### 7.23.4.3 Power-down mode

Power-down mode does everything that Sleep mode does, but also turns off the IRC oscillator and the flash memory. This saves more power, but requires waiting for resumption of flash operation before execution of code or data access in the flash memory can be accomplished.

On the wake-up of Power-down mode, if the IRC was used before entering Power-down mode, it will take IRC 60  $\mu$ s to start-up. After this 4 IRC cycles will expire before the code execution can then be resumed if the code was running from SRAM. In the meantime, the flash wake-up timer then counts 4 MHz IRC clock cycles to make the 100  $\mu$ s flash start-up time. When it times out, access to the flash will be allowed. The customers need to reconfigure the PLL and clock dividers accordingly.

#### 7.23.4.4 Power domains

The LPC2361/62 provides two independent power domains that allow the bulk of the device to have power removed while maintaining operation of the RTC and the battery RAM.

On the LPC2361/62, I/O pads are powered by the 3.3 V ( $V_{DD(3V3)}$ ) pins, while the  $V_{DD(DCDC)(3V3)}$  pin powers the on-chip DC-to-DC converter which in turn provides power to the CPU and most of the peripherals.

Depending on the LPC2361/62 application, a design can use two power options to manage power consumption.

The first option assumes that power consumption is not a concern and the design ties the  $V_{DD(3V3)}$  and  $V_{DD(DCDC)(3V3)}$  pins together. This approach requires only one 3.3 V power supply for both pads, the CPU, and peripherals. While this solution is simple, it does not support powering down the I/O pad ring “on the fly” while keeping the CPU and peripherals alive.

The second option uses two power supplies; a 3.3 V supply for the I/O pads ( $V_{DD(3V3)}$ ) and a dedicated 3.3 V supply for the CPU ( $V_{DD(DCDC)(3V3)}$ ). Having the on-chip DC-to-DC converter powered independently from the I/O pad ring enables shutting down of the I/O pad power supply “on the fly”, while the CPU and peripherals stay active.

The VBAT pin supplies power only to the RTC and the battery RAM. These two functions require a minimum of power to operate, which can be supplied by an external battery. When the CPU and the rest of chip functions are stopped and power removed, the RTC can supply an alarm output that may be used by external hardware to restore chip power and resume operation.

## 7.24 System control

### 7.24.1 Reset

Reset has four sources on the LPC2361/62: the  $\overline{\text{RESET}}$  pin, the Watchdog reset, power-on reset, and the BrownOut Detection (BOD) circuit. The  $\overline{\text{RESET}}$  pin is a Schmitt trigger input pin. Assertion of chip Reset by any source, once the operating voltage attains a usable level, starts the Wake-up timer (see description in [Section 7.23.3 “Wake-up timer”](#)), causing reset to remain asserted until the external Reset is de-asserted, the oscillator is running, a fixed number of clocks have passed, and the flash controller has completed its initialization.

When the internal Reset is removed, the processor begins executing at address 0, which is initially the Reset vector mapped from the Boot Block. At that point, all of the processor and peripheral registers have been initialized to predetermined values.

### 7.24.2 Brownout detection

The LPC2361/62 includes 2-stage monitoring of the voltage on the  $V_{\text{DD}(3V3)}$  pins. If this voltage falls below 2.95 V, the BOD asserts an interrupt signal to the Vectored Interrupt Controller. This signal can be enabled for interrupt in the Interrupt Enable Register in the VIC in order to cause a CPU interrupt; if not, software can monitor the signal by reading a dedicated status register.

The second stage of low-voltage detection asserts Reset to inactivate the LPC2361/62 when the voltage on the  $V_{\text{DD}(3V3)}$  pins falls below 2.65 V. This Reset prevents alteration of the flash as operation of the various elements of the chip would otherwise become unreliable due to low voltage. The BOD circuit maintains this reset down below 1 V, at which point the power-on reset circuitry maintains the overall Reset.

Both the 2.95 V and 2.65 V thresholds include some hysteresis. In normal operation, this hysteresis allows the 2.95 V detection to reliably interrupt, or a regularly executed event loop to sense the condition.

### 7.24.3 Code security (Code Read Protection - CRP)

This feature of the LPC2361/62 allows user to enable different levels of security in the system so that access to the on-chip flash and use of the JTAG and ISP can be restricted. When needed, CRP is invoked by programming a specific pattern into a dedicated flash location. IAP commands are not affected by the CRP.

There are three levels of the Code Read Protection.

CRP1 disables access to chip via the JTAG and allows partial flash update (excluding flash sector 0) using a limited set of the ISP commands. This mode is useful when CRP is required and flash field updates are needed but all sectors can not be erased.

CRP2 disables access to chip via the JTAG and only allows full flash erase and update using a reduced set of the ISP commands.

Running an application with level CRP3 selected fully disables any access to chip via the JTAG pins and the ISP. This mode effectively disables ISP override using P2[10] pin, too. It is up to the user's application to provide (if needed) flash update mechanism using IAP calls or call reinvoke ISP command to enable flash update via UART0.

**CAUTION**

If level three Code Read Protection (CRP3) is selected, no future factory testing can be performed on the device.

#### 7.24.4 AHB

The LPC2362 implements two AHBs in order to allow the Ethernet block to operate without interference caused by other system activity. The primary AHB, referred to as AHB1, includes the Vectored Interrupt Controller, GPDMA controller, USB interface, and 8 kB SRAM primarily intended for use by the USB.

The second AHB, referred to as AHB2, includes only the Ethernet block and an associated 16 kB SRAM. In addition, a bus bridge is provided that allows the secondary AHB to be a bus master on AHB1, allowing expansion of Ethernet buffer space into unused space in memory residing on AHB1.

In summary, bus masters with access to AHB1 are the ARM7 itself, the USB block, the GPDMA function, and the Ethernet block (via the bus bridge from AHB2). Bus masters with access to AHB2 are the ARM7 and the Ethernet block.

#### 7.24.5 External interrupt inputs

The LPC2361/62 include up to 46 edge sensitive interrupt inputs combined with up to four level sensitive external interrupt inputs as selectable pin functions. The external interrupt inputs can optionally be used to wake up the processor from Power-down mode.

#### 7.24.6 Memory mapping control

The memory mapping control alters the mapping of the interrupt vectors that appear at the beginning at address 0x0000 0000. Vectors may be mapped to the bottom of the Boot ROM or the SRAM. This allows code running in different memory spaces to have control of the interrupts.

### 7.25 Emulation and debugging

The LPC2361/62 support emulation and debugging via a JTAG serial port. A trace port allows tracing program execution. Debugging and trace functions are multiplexed only with GPIOs on P2[0] to P2[9]. This means that all communication, timer, and interface peripherals residing on other pins are available during the development and debugging phase as they are when the application is run in the embedded system itself.



### 7.25.1 EmbeddedICE

The EmbeddedICE logic provides on-chip debug support. The debugging of the target system requires a host computer running the debugger software and an EmbeddedICE protocol convertor. The EmbeddedICE protocol convertor converts the Remote Debug Protocol commands to the JTAG data needed to access the ARM7TDMI-S core present on the target system.

The ARM core has a Debug Communication Channel (DCC) function built-in. The DCC allows a program running on the target to communicate with the host debugger or another separate host without stopping the program flow or even entering the debug state. The DCC is accessed as a co-processor 14 by the program running on the ARM7TDMI-S core. The DCC allows the JTAG port to be used for sending and receiving data without affecting the normal program flow. The DCC data and control registers are mapped in to addresses in the EmbeddedICE logic.

The JTAG clock (TCK) must be slower than  $\frac{1}{6}$  of the CPU clock (CCLK) for the JTAG interface to operate.

### 7.25.2 Embedded trace

Since the LPC2361/62 have significant amounts of on-chip memories, it is not possible to determine how the processor core is operating simply by observing the external pins. The ETM provides real-time trace capability for deeply embedded processor cores. It outputs information about processor execution to a trace port. A software debugger allows configuration of the ETM using a JTAG interface and displays the trace information that has been captured.

The ETM is connected directly to the ARM core and not to the main AMBA system bus. It compresses the trace information and exports it through a narrow trace port. An external Trace Port Analyzer captures the trace information under software debugger control. The trace port can broadcast the Instruction trace information. Instruction trace (or PC trace) shows the flow of execution of the processor and provides a list of all the instructions that were executed. Instruction trace is significantly compressed by only broadcasting branch addresses as well as a set of status signals that indicate the pipeline status on a cycle by cycle basis. Trace information generation can be controlled by selecting the trigger resource. Trigger resources include address comparators, counters and sequencers. Since trace information is compressed the software debugger requires a static image of the code being executed. Self-modifying code can not be traced because of this restriction.

### 7.25.3 RealMonitor

RealMonitor is a configurable software module, developed by ARM Inc., which enables real-time debug. It is a lightweight debug monitor that runs in the background while users debug their foreground application. It communicates with the host using the DCC, which is present in the EmbeddedICE logic. The LPC2361/62 contain a specific configuration of RealMonitor software programmed into the on-chip ROM memory.



## 8. Limiting values

**Table 4. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD(3V3)}$	supply voltage (3.3 V)	core and external rail	3.0	3.6	V
$V_{DD(DCDC)}(3V3)$	DC-to-DC converter supply voltage (3.3 V)		3.0	3.6	V
$V_{DDA}$	analog 3.3 V pad supply voltage		-0.5	+4.6	V
$V_{i(VBAT)}$	input voltage on pin VBAT	for the RTC	-0.5	+4.6	V
$V_{i(VREF)}$	input voltage on pin VREF		-0.5	+4.6	V
$V_{IA}$	analog input voltage	on ADC related pins	-0.5	+5.1	V
$V_I$	input voltage	5 V tolerant I/O pins; only valid when the $V_{DD(3V3)}$ supply voltage is present	<sup>[2]</sup> -0.5	+6.0	V
		other I/O pins	<sup>[2][3]</sup> -0.5	$V_{DD(3V3)} + 0.5$	V
$I_{DD}$	supply current	per supply pin	<sup>[4]</sup> -	100	mA
$I_{SS}$	ground current	per ground pin	<sup>[4]</sup> -	100	mA
$T_{stg}$	storage temperature		<sup>[5]</sup> -40	+125	°C
$P_{tot(pack)}$	total power dissipation (per package)	based on package heat transfer, not device power consumption	-	1.5	W
$V_{esd}$	electrostatic discharge voltage	human body model; all pins	<sup>[6]</sup> -2000	+2000	V

[1] The following applies to the limiting values:

- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to  $V_{SS}$  unless otherwise noted.

[2] Including voltage on outputs in 3-state mode.

[3] Not to exceed 4.6 V.

[4] The peak current is limited to 25 times the corresponding maximum current.

[5] Dependent on package type.

[6] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor.

## 9. Static characteristics

**Table 5. Static characteristics**

$T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$  for commercial applications, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
$V_{DD(3V3)}$	supply voltage (3.3 V)	core and external rail	3.0	3.3	3.6	V
$V_{DD(DCDC)(3V3)}$	DC-to-DC converter supply voltage (3.3 V)		3.0	3.3	3.6	V
$V_{DDA}$	analog 3.3 V pad supply voltage		3.0	3.3	3.6	V
$V_{I(VBAT)}$	input voltage on pin VBAT		<sup>[2]</sup> 2.0	3.3	3.6	V
$V_{I(VREF)}$	input voltage on pin VREF		2.5	3.3	$V_{DDA}$	V
<b>Standard port pins, RESET, RTCK</b>						
$I_{IL}$	LOW-level input current	$V_I = 0\text{ V}$ ; no pull-up	-	-	3	$\mu\text{A}$
$I_{IH}$	HIGH-level input current	$V_I = V_{DD(3V3)}$ ; no pull-down	-	-	3	$\mu\text{A}$
$I_{OZ}$	OFF-state output current	$V_O = 0\text{ V}$ ; $V_O = V_{DD(3V3)}$ ; no pull-up/down	-	-	3	$\mu\text{A}$
$I_{latch}$	I/O latch-up current	$-(0.5V_{DD(3V3)}) < V_I < (1.5V_{DD(3V3)})$ ; $T_j < 125\text{ }^{\circ}\text{C}$	-	-	100	mA
$V_I$	input voltage	pin configured to provide a digital function	<sup>[3][4][5][6]</sup> 0	-	5.5	V
$V_O$	output voltage	output active	0	-	$V_{DD(3V3)}$	V
$V_{IH}$	HIGH-level input voltage		2.0	-	-	V
$V_{IL}$	LOW-level input voltage		-	-	0.8	V
$V_{hys}$	hysteresis voltage		0.4	-	-	V
$V_{OH}$	HIGH-level output voltage	$I_{OH} = -4\text{ mA}$	<sup>[7]</sup> $V_{DD(3V3)} - 0.4$	-	-	V
$V_{OL}$	LOW-level output voltage	$I_{OL} = -4\text{ mA}$	<sup>[7]</sup> -	-	0.4	V
$I_{OH}$	HIGH-level output current	$V_{OH} = V_{DD(3V3)} - 0.4\text{ V}$	<sup>[7]</sup> -4	-	-	mA
$I_{OL}$	LOW-level output current	$V_{OL} = 0.4\text{ V}$	<sup>[7]</sup> 4	-	-	mA
$I_{OHS}$	HIGH-level short-circuit output current	$V_{OH} = 0\text{ V}$	<sup>[8]</sup> -	-	-45	mA
$I_{OLS}$	LOW-level short-circuit output current	$V_{OL} = V_{DDA}$	<sup>[8]</sup> -	-	50	mA
$I_{pd}$	pull-down current	$V_I = 5\text{ V}$	<sup>[9]</sup> 10	50	150	$\mu\text{A}$
$I_{pu}$	pull-up current	$V_I = 0\text{ V}$	-15	-50	-85	$\mu\text{A}$
		$V_{DD(3V3)} < V_I < 5\text{ V}$	<sup>[9]</sup> 0	0	0	$\mu\text{A}$

**Table 5. Static characteristics ...continued** $T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  for commercial applications, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
I <sub>DD(DCDC)act(3V3)</sub>	active mode DC-to-DC converter supply current (3.3 V)	V <sub>DD(DCDC)(3V3)</sub> = 3.3 V; T <sub>amb</sub> = 25 °C; code while(1){}				
		executed from flash; no peripherals enabled; PCLK = CCLK				
		CCLK = 10 MHz	-	15	-	mA
		CCLK = 72 MHz	-	63	-	mA
		all peripherals enabled; PCLK = CCLK / 8				
		CCLK = 10 MHz	-	21	-	mA
		CCLK = 72 MHz	-	92	-	mA
		all peripherals enabled; PCLK = CCLK				
		CCLK = 10 MHz	-	27	-	mA
CCLK = 72 MHz	-	125	-	mA		
I <sub>DD(DCDC)pd(3V3)</sub>	power-down mode DC-to-DC converter supply current (3.3 V)	V <sub>DD(DCDC)(3V3)</sub> = 3.3 V; T <sub>amb</sub> = 25 °C	-	150	-	μA
I <sub>BATact</sub>	active mode battery supply current	DC-to-DC converter on	<sup>[10]</sup> -	20	-	μA
		DC-to-DC converter off	<sup>[10]</sup> -	28	-	μA
I <sup>2</sup> C-bus pins (P0[27] and P0[28])						
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD(3V3)</sub>	-	-	V
V <sub>IL</sub>	LOW-level input voltage		-	-	0.3V <sub>DD(3V3)</sub>	V
V <sub>hys</sub>	hysteresis voltage		-	0.5V <sub>DD(3V3)</sub>	-	V
V <sub>OL</sub>	LOW-level output voltage	I <sub>OLS</sub> = 3 mA	<sup>[7]</sup> -	-	0.4	V
I <sub>LI</sub>	input leakage current	V <sub>I</sub> = V <sub>DD(3V3)</sub>	<sup>[11]</sup> -	2	4	μA
		V <sub>I</sub> = 5 V	-	10	22	μA
Oscillator pins						
V <sub>i(XTAL1)</sub>	input voltage on pin XTAL1		0	-	1.8	V
V <sub>o(XTAL2)</sub>	output voltage on pin XTAL2		0	-	1.8	V
V <sub>i(RTCX1)</sub>	input voltage on pin RTCX1		0	-	1.8	V
V <sub>o(RTCX2)</sub>	output voltage on pin RTCX2		0	-	1.8	V

**Table 5. Static characteristics ...continued** $T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$  for commercial applications, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
<b>USB pins</b>						
$I_{OZ}$	OFF-state output current	$0\text{ V} < V_I < 3.3\text{ V}$	-	-	$\pm 10$	$\mu\text{A}$
$V_{BUS}$	bus supply voltage		-	-	5.25	V
$V_{DI}$	differential input sensitivity voltage	$ (D+) - (D-) $	0.2	-	-	V
$V_{CM}$	differential common mode voltage range	includes $V_{DI}$ range	0.8	-	2.5	V
$V_{th(rs)se}$	single-ended receiver switching threshold voltage		0.8	-	2.0	V
$V_{OL}$	LOW-level output voltage for low-/full-speed	$R_L$ of 1.5 k $\Omega$ to 3.6 V	-	-	0.18	V
$V_{OH}$	HIGH-level output voltage (driven) for low-/full-speed	$R_L$ of 15 k $\Omega$ to GND	2.8	-	3.5	V
$C_{trans}$	transceiver capacitance	pin to GND	-	-	20	pF
$Z_{DRV}$	driver output impedance for driver which is not high-speed capable	with 33 $\Omega$ series resistor; steady state drive	<sup>[11]</sup> 36	-	44.1	$\Omega$

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25  $^{\circ}\text{C}$ ), nominal supply voltages.

[2] The RTC typically fails when  $V_{i(VBAT)}$  drops below 1.6 V.

[3] Including voltage on outputs in 3-state mode.

[4]  $V_{DD(3V3)}$  supply voltages must be present.

[5] 3-state outputs go into 3-state mode when  $V_{DD(3V3)}$  is grounded.

[6] Please also see the errata note mentioned in errata sheet.

[7] Accounts for 100 mV voltage drop in all supply lines.

[8] Allowed as long as the current limit does not exceed the maximum current allowed by the device.

[9] Minimum condition for  $V_I = 4.5\text{ V}$ , maximum condition for  $V_I = 5.5\text{ V}$ .

[10] On pin VBAT.

[11] To  $V_{SS}$ .

**Table 6. ADC static characteristics**

$V_{DDA} = 2.5\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$  unless otherwise specified; ADC frequency 4.5 MHz.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IA}$	analog input voltage		0	-	$V_{DDA}$	V
$C_{ia}$	analog input capacitance		-	-	1	pF
$E_D$	differential linearity error	[1][2][3]	-	-	$\pm 1$	LSB
$E_{L(adj)}$	integral non-linearity	[1][4]	-	-	$\pm 2$	LSB
$E_O$	offset error	[1][5]	-	-	$\pm 3$	LSB
$E_G$	gain error	[1][6]	-	-	$\pm 0.5$	%
$E_T$	absolute error	[1][7]	-	-	$\pm 4$	LSB
$R_{vsi}$	voltage source interface resistance	[8]	-	-	40	k $\Omega$

[1] Conditions:  $V_{SSA} = 0\text{ V}$ ,  $V_{DDA} = 3.3\text{ V}$ .

[2] The ADC is monotonic, there are no missing codes.

[3] The differential linearity error ( $E_D$ ) is the difference between the actual step width and the ideal step width. See [Figure 4](#).


[4] The integral non-linearity ( $E_{L(adj)}$ ) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See [Figure 4](#).

[5] The offset error ( $E_O$ ) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See [Figure 4](#).

[6] The gain error ( $E_G$ ) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See [Figure 4](#).

[7] The absolute error ( $E_T$ ) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See [Figure 4](#).

[8] See [Figure 5](#).



- (1) Example of an actual transfer curve.
- (2) The ideal transfer curve.
- (3) Differential linearity error ( $E_D$ ).
- (4) Integral non-linearity ( $E_{L(adj)}$ ).
- (5) Center of a step of the actual transfer curve.

**Fig 4. ADC characteristics**




Fig 5. Suggested ADC interface - LPC2361/62 AD0[y] pin

## 10. Dynamic characteristics

**Table 7. Dynamic characteristics of USB pins (full-speed)**

$C_L = 50 \text{ pF}$ ;  $R_{pu} = 1.5 \text{ k}\Omega$  on  $D+$  to  $V_{DD(3V3)}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_r$	rise time	10 % to 90 %	8.5	-	13.8	ns
$t_f$	fall time	10 % to 90 %	7.7	-	13.7	ns
$t_{FRFM}$	differential rise and fall time matching	$t_r / t_f$	-	-	109	%
$V_{CRS}$	output signal crossover voltage		1.3	-	2.0	V
$t_{FEOP}$	source SE0 interval of EOP	see <a href="#">Figure 7</a>	160	-	175	ns
$t_{FDEOP}$	source jitter for differential transition to SE0 transition	see <a href="#">Figure 7</a>	-2	-	+5	ns
$t_{JR1}$	receiver jitter to next transition		-18.5	-	+18.5	ns
$t_{JR2}$	receiver jitter for paired transitions	10 % to 90 %	-9	-	+9	ns
$t_{EOPR1}$	EOP width at receiver	must reject as EOP; see <a href="#">Figure 7</a>	[1] 40	-	-	ns
$t_{EOPR2}$	EOP width at receiver	must accept as EOP; see <a href="#">Figure 7</a>	[1] 82	-	-	ns

[1] Characterized but not implemented as production test. Guaranteed by design.

**Table 8. Dynamic characteristics**

$T_{amb} = -40^\circ\text{C}$  to  $+85^\circ\text{C}$  for commercial applications;  $V_{DD(3V3)}$  over specified ranges.<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Typ <sup>[2]</sup>	Max	Unit
<b>External clock</b>						
$f_{osc}$	oscillator frequency		1	-	25	MHz
$T_{cy(clk)}$	clock cycle time		42	-	1000	ns
$t_{CHCX}$	clock HIGH time		$T_{cy(clk)} \times 0.4$	-	-	ns
$t_{CLCX}$	clock LOW time		$T_{cy(clk)} \times 0.4$	-	-	ns
$t_{CLCH}$	clock rise time		-	-	5	ns
$t_{CHCL}$	clock fall time		-	-	5	ns
<b>I<sup>2</sup>C-bus pins (P0[27] and P0[28])</b>						
$t_{f(o)}$	output fall time	$V_{IH}$ to $V_{IL}$	$20 + 0.1 \times C_b$ <sup>[3]</sup>	-	-	ns
<b>SSP interface</b>						
$t_{su(SPI\_MISO)}$	SPI_MISO set-up time	$T_{amb} = 25^\circ\text{C}$ ; measured in SPI Master mode; see <a href="#">Figure 8</a>	-	11	-	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[3] Bus capacitance  $C_b$  in pF, from 10 pF to 400 pF.



10.1 Timing




Fig 6. External clock timing




Fig 7. Differential data-to-EOP transition skew and EOP width




Fig 8. MISO line set-up time in SSP Master mode

11. Application information

11.1 Suggested USB interface solutions




Fig 9. LPC2361/62 USB interface on a self-powered device






Fig 10. LPC2361/62 USB interface on a bus-powered device



002aad966

**Fig 11. LPC2361/62 USB OTG port configuration**



002aad967

**Fig 12. LPC2361/62 USB host port configuration**




Fig 13. LPC2361/62 USB device port configuration

12. Package outline

LQFP100: plastic low profile quad flat package; 100 leads; body 14 x 14 x 1.4 mm

SOT407-1




Fig 14. Package outline SOT407-1 (LQFP100)

## 13. Abbreviations

**Table 9. Abbreviations**

Acronym	Description
ADC	Analog-to-Digital Converter
AHB	Advanced High-performance Bus
AMBA	Advanced Microcontroller Bus Architecture
APB	Advanced Peripheral Bus
BOD	BrownOut Detection
CAN	Controller Area Network
DAC	Digital-to-Analog Converter
DCC	Debug Communication Channel
DMA	Direct Memory Access
DSP	Digital Signal Processing
EOP	End Of Packet
ETM	Embedded Trace Macrocell
GP	General Purpose
GPIO	General Purpose Input/Output
IrDA	Infrared Data Association
JTAG	Joint Test Action Group
MCU	Microcontroller Unit
MII	Media Independent Interface
MIIM	Media Independent Interface Management
OHCI	Open Host Controller Interface
OTG	On-The-Go
PHY	Physical Layer
PLL	Phase-Locked Loop
PWM	Pulse Width Modulator
RMII	Reduced Media Independent Interface
SE0	Single Ended Zero
SPI	Serial Peripheral Interface
SSI	Serial Synchronous Interface
SSP	Synchronous Serial Port
TTL	Transistor-Transistor Logic
UART	Universal Asynchronous Receiver/Transmitter
USB	Universal Serial Bus

## 14. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
LPC2361_62_3	20081111	Product data sheet	-	LPC2361_62_2
Modifications:	<ul style="list-style-type: none"> <li>• <a href="#">Figure 3</a>: corrected memory map.</li> </ul>			
LPC2361_62_2	20081016	Product data sheet	-	LPC2361_62_1
Modifications:	<ul style="list-style-type: none"> <li>• Clarify Ethernet availability between devices throughout data sheet.</li> <li>• Section 2 and Section 7.3: clarify SRAM size difference between devices.</li> <li>• Table 2: add table note to clarify Ethernet SRAM usage, changed orientation from landscape to portrait.</li> <li>• Table 5: removed table note "Includes external resistors..."</li> <li>• Table 5: removed row <math>R_{pu}</math>.</li> <li>• Table 5: <math>V_I</math>, added Table note 6.</li> <li>• Table 5: <math>V_{hys}</math>, moved 0.4 from Typ to Min column.</li> <li>• Table 5: <math>I_{OHS}</math>, <math>I_{OLS}</math>, updated Table note 8.</li> <li>• Figure 6: removed figure note row "<math>V_{DD} = 1.8\text{ V}</math>".</li> </ul>			
LPC2361_62_1	20080804	Product data sheet	-	-

## 15. Legal information

### 15.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 15.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**I<sup>2</sup>C-bus** — logo is a trademark of NXP B.V.

**SoftConnect** — is a trademark of NXP B.V.

**GoodLink** — is a trademark of NXP B.V.

## 16. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)



## 17. Contents

<b>1</b>	<b>General description</b> .....	<b>1</b>	7.19	General purpose 32-bit timers/external event counters .....	24
<b>2</b>	<b>Features</b> .....	<b>1</b>	7.19.1	Features .....	24
<b>3</b>	<b>Applications</b> .....	<b>3</b>	7.20	Pulse width modulator .....	24
<b>4</b>	<b>Ordering information</b> .....	<b>3</b>	7.20.1	Features .....	25
4.1	Ordering options .....	3	7.21	Watchdog timer .....	25
<b>5</b>	<b>Block diagram</b> .....	<b>4</b>	7.21.1	Features .....	25
<b>6</b>	<b>Pinning information</b> .....	<b>5</b>	7.22	RTC and battery RAM .....	26
6.1	Pinning .....	5	7.22.1	Features .....	26
6.2	Pin description .....	5	7.23	Clocking and power control .....	26
<b>7</b>	<b>Functional description</b> .....	<b>13</b>	7.23.1	Crystal oscillators .....	26
7.1	Architectural overview .....	13	7.23.1.1	Internal RC oscillator .....	27
7.2	On-chip flash programming memory .....	14	7.23.1.2	Main oscillator .....	27
7.3	On-chip SRAM .....	14	7.23.1.3	RTC oscillator .....	27
7.4	Memory map .....	14	7.23.2	PLL .....	27
7.5	Interrupt controller .....	15	7.23.3	Wake-up timer .....	28
7.5.1	Interrupt sources .....	16	7.23.4	Power control .....	28
7.6	Pin connect block .....	16	7.23.4.1	Idle mode .....	28
7.7	General purpose DMA controller .....	16	7.23.4.2	Sleep mode .....	28
7.7.1	Features .....	16	7.23.4.3	Power-down mode .....	29
7.8	Fast general purpose parallel I/O .....	17	7.23.4.4	Power domains .....	29
7.8.1	Features .....	18	7.24	System control .....	30
7.9	Ethernet (LPC2362 only) .....	18	7.24.1	Reset .....	30
7.9.1	Features .....	18	7.24.2	Brownout detection .....	30
7.10	USB interface .....	19	7.24.3	Code security (Code Read Protection - CRP) .....	30
7.10.1	USB device controller .....	19	7.24.4	AHB .....	31
7.10.1.1	Features .....	19	7.24.5	External interrupt inputs .....	31
7.10.2	USB host controller .....	20	7.24.6	Memory mapping control .....	31
7.10.2.1	Features .....	20	7.25	Emulation and debugging .....	31
7.10.3	USB OTG controller .....	20	7.25.1	EmbeddedICE .....	32
7.10.3.1	Features .....	20	7.25.2	Embedded trace .....	32
7.11	CAN controller and acceptance filters .....	20	7.25.3	RealMonitor .....	32
7.11.1	Features .....	21	<b>8</b>	<b>Limiting values</b> .....	<b>33</b>
7.12	10-bit ADC .....	21	<b>9</b>	<b>Static characteristics</b> .....	<b>34</b>
7.12.1	Features .....	21	<b>10</b>	<b>Dynamic characteristics</b> .....	<b>40</b>
7.13	10-bit DAC .....	21	10.1	Timing .....	41
7.13.1	Features .....	21	<b>11</b>	<b>Application information</b> .....	<b>42</b>
7.14	UARTs .....	21	11.1	Suggested USB interface solutions .....	42
7.14.1	Features .....	22	<b>12</b>	<b>Package outline</b> .....	<b>45</b>
7.15	SPI serial I/O controller .....	22	<b>13</b>	<b>Abbreviations</b> .....	<b>46</b>
7.15.1	Features .....	22	<b>14</b>	<b>Revision history</b> .....	<b>47</b>
7.16	SSP serial I/O controller .....	22	<b>15</b>	<b>Legal information</b> .....	<b>48</b>
7.16.1	Features .....	22	15.1	Data sheet status .....	48
7.17	I <sup>2</sup> C-bus serial I/O controllers .....	23	15.2	Definitions .....	48
7.17.1	Features .....	23	15.3	Disclaimers .....	48
7.18	I <sup>2</sup> S-bus serial I/O controllers .....	23	15.4	Trademarks .....	48
7.18.1	Features .....	23			

continued &gt;&gt;

16      Contact information..... 48

17      Contents..... 49



Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2008. All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 11 November 2008

Document identifier: LPC2361\_62\_3